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ABSTRACT
With the rapid development of integrated circuit (IC) design and manufacturing technology,
the transistor size now can be shrunk into only couple of nanometers whereas billions of transistors
can be squeezed into a square millimeter, providing unprecedented computation power. However,
accompanied with continuous device miniaturization and increased integration density is the
explosive growth of on-chip power dissipation and a wide range of temperature fluctuation, which
can heavily and negatively affect the delay performance of the circuit, or in the worst case, the
circuit may malfunction and the system can be unreliable. Therefore, improved performance
resilience against temperature variations has become one of the key requirements for nanoscale
VLSI circuit designs.
In this dissertation, we first survey the literature and run simulations of a single logic gate
to illustrate how temperature affects the circuit delay, and determine the key factors that can
influence the circuit performance. Next, we will discuss the existing circuit techniques to address
thermal issues in nanoscale electronics. Our research shows that high speed temperatureinsensitive CMOS logic circuit designs can be achieved with two techniques: 1) using a
temperature adaptive power supply to power the logic circuit, and 2) employing logic structures
built upon logic gates with small fan-ins (≤ 4) and shorter logic paths. A power supply that is
adaptive to temperature variation can be adopted that any performance loss due to the increase of
temperature can be compensated by the increase of supply voltage. This observation leads us to
propose a CTAT-like temperature adaptive voltage power supply, and adopting this power supply
will free designers from using otherwise expensive on-chip temperature sensors, as the case in
traditional temperature related power management modules. We also propose a logic synthesis
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algorithm that maps a general Boolean function to a real logic circuit, with smaller fan-ins and
shorter logic paths for low delay and thermal-induced delay variations.
Experiments on various benchmark circuits, implemented with a 45nm CMOS technology,
have confirmed that, when a single constant power supply is employed, both absolute circuit delays
and temperature-induced delay variations can be reduced by more than 20% as the circuits are
implemented using logic gates with small fan-ins and short logic paths. When a CTAT-like
adaptive voltage supply is included to power the circuit, in replacement of a single fixed power
source, the same circuits will experience even smaller delay variations, in the range of 15%~30%
for temperature varies between 0℃ and 90℃, a sharp contrast to 60%~100% delay variations
observed in large fan-in logic circuits powered by a single constant power supply.
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CHAPTER 1
INTRODUCTION
With the rapid development of integrated circuit (IC) design and manufacturing technology,
Moore’s Law [1] is finally near its end of life. Transistor sizes have been shrunk into only 10
nanometers and even smaller (Figure 1 [2]), whereas the density of transistors on chip, exemplified
in Intel’s CPU roadmap, has been consistently doubled every 18 months to two years (Figure 2
[3]) over the past 50 years. In other words, billions of transistors nowadays are squeezed into only
a few square millimeters. At the same time, circuit supply voltages drop to sub 1.0 volt level [4].
All these technology advancements have provided unprecedented computation power, assisting
the research in a variety number of areas, from high-end scientific research (e.g. aerospace
observation in NASA, Artificial Intelligence, etc.) to common daily life (e.g. big data shopping
tempt, auto-drive, etc.).

Figure 1 Roadmap for Intel PC CPU [2].

1

Figure 2 Moore’s Law of IC development in the past 50 years [3].
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However, such powerful computation capability is accompanied with explosive growth of
on-chip power dissipation (Figure 3 [5]) and a wide range of temperature fluctuation, which can
heavily and negatively affect the delay performance of the circuit. In the worst case, the circuit
may malfunction and the system can be unreliable. A common phenomenon in real life is when
ones’ computers or cellphones are under heavy work load, they become very hot and they perform
slow, or even stop to respond. To address this problem, we usually turn them off for a few seconds
so that they have time to cool down, before they can be powered on again. According to our
calculation, the derivation is provided in Chapter 2, the circuit delay at 90℃ can be twice as high
as that at 0℃ if a traditional constant voltage power supply is employed. Thus, improved
performance resilience against temperature variations has become one of the key requirements for
nanoscale VLSI circuit designs [6].

Figure 3 The temperature profile of an industrial chip [5].
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A general way to deal with the thermal problem strives to balance the heat generated on
chip, so as to lower the possibility that certain chip area gets extremely hot. This dissertation, on
the other hand, focuses on finding solutions to make the circuit more resilient to temperature
variations. This way, even if there exists such a chip area where temperature is very high, the
circuit can still perform as expected.
In tradition, when it comes to improving the circuit performance, there are three major
factors that need to be considered, namely manufacture process, voltage of power supply and
temperature (PVT). With the decreasing of transistor sizes and supply voltage, variations in PVT
(Figure 4 [7]) are playing more important roles on IC performance than they used to. As
temperature is treated as a variable in this research, and manufacture process would be a settled
parameter once the manufacturing is done, supply voltage becomes the only major factor available
for people to play with.
Generally speaking, if all other conditions are kept the same, a circuit runs faster when it
is powered by a higher power voltage. As a result, multiple approaches regarding adjusting power
supply voltages according to temperature have been proposed, aiming to reduce the delay
variations caused by temperature variations. However, as we can see in Chapter 2, existing
solutions require either high precision temperature sensors for voltage management modules, or
sacrifice absolute performance for low thermal interferences. On the other hand, following our
observations in circuit delay model in Chapter 3 and some intriguing work in the literature, we
propose our temperature adaptive power supply, based on a complementary to absolute
temperature (CTAT) current source [8], [9], requiring no precise temperature sensors or redundant
power management modules, while keeping circuit running at high speed.
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Figure 4 Process variations in IC manufactory [7].
Other than playing with power supply levels as described above, the actual circuit delay is
also impacted by logic and circuit structure, especially gate fan-in and logic depth. As is widely
known, a multiple input Boolean function can be mapped out to a variety of implementations, with
different numbers and types of logic gates. Not to mention that, sometimes, a Boolean function
itself may include redundant terms, and thus can be further simplified. If we write logic functions
as in Table 1, a 2-variable Boolean function 𝑦 = (𝑎 + 𝑏 ′ )𝑎𝑏 ′ 𝑐′ + 𝑎𝑏𝑐 + 𝑎′ (𝑏𝑐 ′ + 𝑏 ′ 𝑐) , for
example, can be simplified as 𝑦 = 𝑎𝑏𝑐 + 𝑎′ 𝑏𝑐 ′ + 𝑎′ 𝑏 ′ 𝑐 + 𝑎𝑏′𝑐′, which can also be represented as
𝑦 = 𝑎⨁𝑏⨁𝑐. These three presentations may differ in circuit delay, area, gate reusability and so
on. Therefore, trade-offs should be carefully evaluated for particular applications. In this
dissertation, we focus on optimizing circuit delay and thermal-induced delay variations. Although
there are many algorithms regarding optimizing circuit delay performance by simplifying the logic
circuit, to the best of our knowledge, there is little study on how logic gate structures (e.g., fan-ins
and logic depth) affect circuit delays with respect to temperature, and this gap is closed with a
theoretical model presented in this dissertation. Following this model, we propose a logic design
(synthesis) methodology that helps design logic circuits with reduced temperature-related delay
variations, but at no cost to overall circuit performance.
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Table 1 Logic expressions for 2-variable Boolean functions.
Logic (y as output, a and b as inputs/variables)

Expression

y = NOT a

𝑦 = 𝑎′

y = a AND b

𝑦 = 𝑎𝑏 or 𝑦 = 𝑎&𝑏

y = a OR b

𝑦 = 𝑎 + 𝑏 or 𝑦 = 𝑎|𝑏

y = a XOR b

𝑦 = 𝑎 ⊕ 𝑏 or 𝑦 = 𝑎^𝑏

The rest of the dissertation is organized as follows. Chapter 2 includes a brief review on
power management in reducing delay variations and traditional logic synthesis algorithms for
optimizing circuits in terms of delay, area, power, and etc. We begin our study in Chapter 3 with
a single gate delay model analysis with respect to temperature, together with the simulation results.
Then, we discuss the factors concerning logic structures that affect overall circuit delays, and
derive the criteria for synthesizing low delay and variation circuit from a general Boolean function.
Next, two approaches, one based on temperature adaptive power supply and the other based on
optimized logic structure, are proposed in Chapter 4 for designing temperature-insensitive highperformance circuits. Chapter 5 compares the circuit delays and thermal-induced delay variations
through three sets of experiments. Finally, the conclusions are drawn in Chapter 6.
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CHAPTER 2
LITERATURE OVERVIEW
In this chapter, we briefly overview the existing solutions to address the circuit
performance and thermal related issues on chip. Three major techniques are employed, namely,
1) power techniques for limiting the thermal-induce delay variations, 2) logic synthesis for
optimizing circuits in terms of absolute delays, areas/powers, etc. and 3) thermal-aware module
placement to reduce the on-chip temperature variations. Although the latter two techniques do not
directly help improve the thermal resilience of circuits, they are related to the topic of interest and
can work well with the techniques developed in this study.
2.1

Adjusting Power Supplies to Design Low Temperature Sensitive Circuits
As indicated earlier, as the temperature rises, the circuit delay performance would be pulled

down; whereas, circuit performance can be boosted when an increased circuit supply voltage (Vpp).
Based on these two observations, adjusting power voltage to reduce the temperature effects on
circuit delay is feasible. Along this line, two main approaches have been considered in the literature.
The first approach is evolved based on the fact that if 𝑉𝑝𝑝 is pulled up, it can offset the
circuit delay introduced by the rise of temperature. Such approach requires the use of a power
manager, with a look-up table (LUT) [10], to alter the Vpp according to the readings from the
embedded temperature sensors [11] in the chip (Figure 5). By doing so, delay variations of primary
Boolean logic gates could be confined within 20% as the chip (0.25𝜇𝑚 technologies) temperature
varies from 0℃ to 90℃ [12]. Furthermore, the work in [13] harnessed PVT sensors in multiple
voltage and frequency domains of the chip, and each region had its own Vpp that could be adjusted
individually. One big downside of all these designs is that they require high precision temperature
sensors and abundant power control circuits, which are not easy to come by.

7

Figure 5 Power management modules for individual power domains on chip.
In addition to adjusting 𝑉𝑃𝑃 alone, work in [14] proposes a self-adjusting clock tree
architecture (SACTA) with automatic temperature adjustable skew buffers. By doing so, the clock
signal would be delayed together with the critical combination logic path as the temperature
fluctuates, so that the timing violation could be avoided. Nevertheless, the actual circuit delays
still increase when the temperature grows.
Another approach to deal with the temperature-induced delay variations is through
powering the circuit at the zero-temperature-coefficient (ZTC) voltage level [3], [12]. Essentially,
by doing so, the thermal effects on the carrier mobility and MOSFET threshold are approximately
canceled out, and thus, performance variations of the logic circuits could be negligible over a wide
temperature range, from 25℃ to 125℃ in [5]. Unfortunately, this ZTC voltage is usually close to
8

the threshold voltage of MOSFETs, which can be problematic to high speed circuit designs, as we
would discuss in the next Chapter (Figure 10). Rather, this approach is more suitable for low power,
but less performance-critical applications.
In addition to these mainstream voltage sources for temperature insensitive circuits, studies
in [8] also propose two current sources, the output currents of which are approximately linear to
the temperature, for analog IC applications, namely proportional to absolute temperature (PTAT,
i.e. positively linear to temperature) current source and CTAT (i.e. negatively linear to temperature)
current source. With proper parameters setup, a temperature insensitive current source can be
achieved if employing both PTAT and CTAT at the same time (Figure 6).

Figure 6 CTAT and PTAT current sources for a temperature insensitive current source [8].
9

2.2

Logic Synthesis for Circuit Optimizations
As we mentioned in Chapter 1, a multi-variable logic function can have a variety number

of circuit implementations. Since logic synthesis of a Boolean function, with cost functions built
upon delay, area, power, or a combination of them, is NP-complete [16], it is practically prohibitive
to find the “optimum” solution for a large circuit. In fact, many heuristics were often applied to
obtain a suboptimal circuit implementation that yet meets the all applicable design constraints.
In reducing circuit delays, graph-based clonal selection is used in [17], so that the circuit
can be optimized as adding and/or deleting nodes (i.e. gates) and edges (i.e. wires connecting gates)
in a directed acyclic graph (DAG). However, the computation complexity would explode
exponentially as the increase number of circuit gate numbers; in other words, the feasibility of this
approach would be restricted by the circuit scale and/or the number of input variables. Other
methods such as majority-inverter graph (MIG) proposed in [18] is used to replace and-or-inverter
graph (AOIG) to improve circuit performance as well as hardware overhead.

Figure 7 Circuit optimization from AOIG to MIG [18].
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In saving circuit area and power wise, AND-XOR structure is utilized to reduce the total
gate number [19], yet the performance may be compromised due to serial connected XOR gates
rather than parallel AND-OR structure, not to mention the difficulty of transforming a general
Boolean function to AND-XOR structure. Study in [20] improves the reusability of gates and/or
subfunction circuits for multi-functions, but also lose some performance as a cost. Reversible
circuits are also widely used (e.g. [21], [22]) for logic simplifications in particular applications.
However, none of the aforementioned algorithms above discussed the temperature
variation effects on circuit performance. In addition, most of these algorithms are designed and
optimized for particular logic functions, and computational complexity grows explosively and thus,
they do not scale well with the size of target circuit. In the next chapter, we would propose a
heuristics-based synthesis method for more general Boolean functions, with reduce circuit delay
and variations, as well as good scalability.
2.3

Thermal Aware Circuit Placement
At the system level, thermal aware placement algorithms are widely used to reduce the on-

chip temperature variations due to the unbalanced use of chip area. Such algorithms include
Lagrangian Relaxation in [23], Kernighan-Lin Partitioning in [24], Matrix Synthesis [25], etc. By
doing so, circuit modules with higher power density can be allocated in a more loose way and be
distributed more evenly across the entire chip [26]. As a result, fewer hotspots will appear on chip,
and due to the loose distribution of heavy duty modules, the overall on-chip temperature is lowered
and furthermore, keeping circuit running at high performance.
Some thermal aware placement algorithms are also applied on the increasingly popular 3dimensional (3D) chips, the structure of which itself also lead to an improved circuit performance
and a lower power dissipation. To illustrate, multiple circuit layers can stack on one another, so
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that the long interconnection delays across the chip can be shortened by through-silicon vias (TSVs)
among each layer, and the large leakage power of long interconnection wires can be eliminated.
In addition, components on each layer can be placed loose more evenly to improve the heat
dissipation so that the overall chip temperature can be well controlled. In 3D thermal aware
placement, algorithms include Force-Directed Placement [27], Refined Partitioning [28] (Figure
8), etc. A microarchitecture technique for controlling hotspot in high-performance 3D processors

is described in [29].

Figure 8 3D IC (a) before repositioning (b) after repositioning [28].
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CHAPTER 3
CIRCUIT DELAY MODEL
In this chapter, we first analyze the delay of a single basic complementary metal-oxidesemiconductor (CMOS) logic gate (i.e. inverter) versus temperature and power supply voltage,
and then study how gate and logic structure affect circuit delays. The conclusions of this chapter
would be the preparation for proposing our solutions to building high performance circuit with low
temperature sensitivities.
3.1

Delay of Basic CMOS Logic Gates vs. Temperature and Voltage
In principle, all primitive CMOS logic gates can be conceptually collapsed to inverters with

the same delay performance. Without loss of generality, the propagation delay model of a CMOS
inverter (Figure 9), related to the time spent on charging or discharging its capacitive load [30],
can be expressed as:
𝐺𝑎𝑡𝑒 𝐷𝑒𝑙𝑎𝑦 =

𝑄 𝐶𝑉𝑝𝑝
=
𝐼
𝐼

(1)

Vpp

Vin

Vout

CL(Load)

Drive

GND
Figure 9 Gate delay model of an inverter with a capacitive load.
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and
𝑊

1

𝐿

2

2
𝐼 = ( ) 𝜇(𝑇)𝐶𝑜𝑥 [(𝑉𝑖𝑛 − 𝑉𝑡ℎ )𝑉𝑜𝑢𝑡 − 𝑉𝑜𝑢𝑡
], for 𝑉𝑜𝑢𝑡 ≤ 𝑉𝑖𝑛 − 𝑉𝑡ℎ
𝑊

𝐼 = ( ) 𝜇(𝑇)𝐶𝑜𝑥 (𝑉𝑖𝑛 − 𝑉𝑡ℎ )2 , for 𝑉𝑜𝑢𝑡 > 𝑉𝑖𝑛 − 𝑉𝑡ℎ
𝐿

where 𝑄 is the amount of charge to drive the capacitive load to logic 1 or logic 0 (i.e. Vpp or VGND);
𝐼 is the charging/discharging current through the transistor; C = CL + Cds (CL is the capacitance of
the load, and Cds is the capacitance between transistor’s drain and source [30]); Vpp is the supply
voltage; W and L are the channel width and length of the transistors, respectively; Cox is the unit
gate capacitance of the PMOS/NMOS; λ is a coefficient for formula simplicity; T is the
temperature in Kelvin (K); µ(T) is the carrier mobility, roughly proportional to T-2 [30]; Vgs is the
gate input voltage, equal to Vin in inverter; and Vth (T) is the threshold voltage of a transistor, and
it decreases with the growth of T in a nearly linear fashion [30]. It should be noted that there is
nearly no change of Vth (T) over the temperature range of 0℃ to 90℃ (i.e. 273K to 363K).
Correspondingly, Vth (T) is treated as a constant, and it is denoted as Vth.
If the input is considered as a step signal, a simplified approximation of Eq. (1) can be
given as:
𝐺𝑎𝑡𝑒 𝐷𝑒𝑙𝑎𝑦 =

𝑉𝑝𝑝
𝐶𝐿
(𝑊/𝐿)𝐶𝑜𝑥 𝜆 𝜇(𝑇)(𝑉 − 𝑉 (𝑇))2
𝑝𝑝
𝑡ℎ

(2)

where 𝜆 is a coefficient introduced to simplify Eq. (1). Therefore, once the process and design
parameters (e.g. W, L, 𝐶𝑜𝑥 ) are fixed, we can only regulate 𝑉𝑝𝑝 as a function of T to offset the
thermal effect on the propagation delay.
The derivative of the delay described in Eq. (2) with respect to temperature, given as Eq.
(3), where A is a positive, process-related, temperature-independent coefficient.
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𝜕
−𝐴𝐶
(𝐺𝑎𝑡𝑒 𝐷𝑒𝑙𝑎𝑦) =
3
𝑊
𝜕𝑇
( ) 𝜇2 (𝑇)(𝑉𝑝𝑝 (𝑇) − 𝑉𝑡ℎ )
𝐿
∙[

(3)

𝜕𝑉𝑝𝑝 (𝑇)
𝜕𝜇(𝑇)
(𝑉𝑝𝑝 (𝑇) − 𝑉𝑡ℎ )𝑉𝑝𝑝 (𝑇) + 𝜇(𝑇)
(𝑉𝑝𝑝 (𝑇) + 𝑉𝑡ℎ )]
𝜕𝑇
𝜕𝑇

Eq. (3) suggests that, in principle, proper adjustment of 𝑉𝑝𝑝 (e.g 𝑉𝑝𝑝 ∝ 𝑇𝛽 , 𝛽 > 0) can
make 𝜕𝐷𝑒𝑙𝑎𝑦⁄𝜕𝑇 equal to 0, i.e., the temperature-induced delay can be eliminated.
Let F be

𝐹=

𝜕𝑉𝑝𝑝 (𝑇)
𝜕𝜇(𝑇)
(𝑉𝑝𝑝 (𝑇) − 𝑉𝑡ℎ )𝑉𝑝𝑝 (𝑇) + 𝜇(𝑇)
(𝑉𝑝𝑝 (𝑇) + 𝑉𝑡ℎ )
𝜕𝑇
𝜕𝑇

(4)

and Eq. (3) then can be rewritten as
𝜕
−𝐴𝐶
(𝐺𝑎𝑡𝑒 𝐷𝑒𝑙𝑎𝑦) =
∙𝐹
3
𝑊
𝜕𝑇
( ) 𝜇2 (𝑇)(𝑉𝑝𝑝 (𝑇) − 𝑉𝑡ℎ )
𝐿

(5)

Since µ(T) is approximately linear to T-2, we can write it as:
𝜇(𝑇) ≈ 𝑘1 𝑇 −2 + 𝑘2

(6)

where k1 and k2 are the two coefficients. If we substitute µ(T) in Eq. (4) with Eq. (6), we get:

𝐹=

𝜕𝑉𝑝𝑝 (𝑇)
𝜕𝜇(𝑇)
(𝑉𝑝𝑝 (𝑇) − 𝑉𝑡ℎ )𝑉𝑝𝑝 (𝑇) + 𝜇(𝑇)
(𝑉𝑝𝑝 (𝑇) + 𝑉𝑡ℎ )
𝜕𝑇
𝜕𝑇
(7)

𝜕𝑉𝑝𝑝 (𝑇)
= −2𝑘1 𝑇 −3 (𝑉𝑝𝑝 (𝑇) − 𝑉𝑡ℎ )𝑉𝑝𝑝 + (𝑘1 𝑇 −2 + 𝑘2 )
(𝑉𝑝𝑝 + 𝑉𝑡ℎ )
𝜕𝑇
Ideally, a temperature insensitive circuit requires Eq. (3) = 0, which is equivalent to have
Eq. (7) = 0. As so, we will achieve:
𝑉𝑃𝑃 (𝑇) + 𝑉𝑡ℎ 𝜕𝑉𝑝𝑝 (𝑇)
2𝑘1 𝑇 −3
=
(𝑘1 𝑇 −2 + 𝑘2 )
𝑉𝑃𝑃 (𝑉𝑃𝑃 − 𝑉𝑡ℎ ) 𝜕𝑇

15

(8)

If we can set the supply voltage to change linearly with respect to temperature, i.e.,
𝑉𝑝𝑝 (𝑇) = 𝑘3 𝑇 + 𝑘4

(9)

where k3 and k4 are coefficients, then Eq. (3) becomes:
𝜕
−𝐴𝐶(𝑘2 𝑘32 𝑇 5 + 𝑓(𝑇)) 𝑁(𝑇)
(𝐺𝑎𝑡𝑒 𝐷𝑒𝑙𝑎𝑦) =
=
𝑊
𝜕𝑇
( ) (𝑘22 𝑘33 𝑇 7 + 𝑔(𝑇)) 𝐷(𝑇)
𝐿

(10)

where f (T) and g(T) are polynomial functions in T with the degrees of 4 and 6, respectively. Since
N(T) has a lower degree than D(T), when k3≫ − 𝐴𝐶𝐿⁄𝑊𝑘2 𝑇 2 in a temperature range of 0℃ to
90℃, 𝜕(𝐺𝑎𝑡𝑒 𝐷𝑒𝑙𝑎𝑦)⁄𝜕𝑇 in Eq. (10) approaches to 0; in other words, such Vpp (T) can mostly
offset the temperature effects, which means a constant delay over the temperature range of interest.
This effect is examined through simulations of a CMOS inverter implemented with a 45nm
CMOS technology. Since the supply voltage of the 45nm technology is usually in range of 0.8V
to 1.0V, we run simulations with a supply voltage range from 0.3V (slightly higher than 𝑉𝑡ℎ ) to
1.2V. The delays versus temperatures at different 𝑉𝑝𝑝 levels are plotted in Figure 10, and the delay
change rates with respect to temperatures at different 𝑉𝑝𝑝 levels are also reported in Table 2.
The results reveal that when 𝑉𝑝𝑝 is set to be low (around 0.3V in Figure 10), the circuit
delay at 0℃ is as high as 800 ps, and it drops as the temperature increases. As 𝑉𝑝𝑝 is set to be
slightly higher, reaching the ZTC voltage [5][32], about 0.32V in our experiments, the circuit delay
is approximately insensitive to the temperature changes. Once 𝑉𝑝𝑝 continues to rise to an even
higher level (e.g. 1.0V, as is usually employed in high-speed circuits), the delay drops significantly
(6.1ps at 0℃), but it rises rapidly as temperature increases (the delay actually is more than doubled
at 90℃, compared to that at 0℃).
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Figure 10 Inverter delay (ps) against temperature under different Vpp levels.
Table 2 Change rates of delay (ps) vs. temperature under various Vpp.
𝑉𝑝𝑝 (V)
0.30
0.32
0.35
0.38
0.45
0.60
0.80
1.00
1.20

Avg. Δ𝑡/Δ𝑇 (ps/10℃)
At 0℃
At 90℃
-22.4
-7.4
-5.5
-1.5
3.2
4.0
4.3
3.7
2.9
3.3
1.1
1.4
0.6
0.9
0.4
0.8
0.4
0.7
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Avg. Δ𝑡/Δ𝑇 var. (%/10℃).
At 0℃
At 90℃
-2.7
-0.9
-1.0
-0.3
1.1
1.3
2.5
2.0
4.8
4.9
5.8
6.4
6.0
7.1
5.6
7.7
5.8
8.4

By studying the delays at different temperatures and 𝑉𝑝𝑝 levels in Figure 10, one can see
that, if 𝑉𝑝𝑝 is set to be around 0.7V at 0℃, 0.8V at 30℃, 1.0V at 60℃, 1.2V at 90℃, respectively,
(i.e., a net change of 0.5V for 𝑉𝑝𝑝 when the temperature rises from 0℃ to 90℃), the inverter’s
delay is almost independent of the temperature variations (about 10ps across the temperature range
as shown in the red dashed line in Figure 10). In other words, if we pick k3 = 0.0055 and k4 = 0.7
for Vpp (T) in Eq. (10), we can sustain the inverter’s delay (about 10ps) almost independent of the
temperature variations from 0℃ to 90℃. Similarly, if we relax the performance requirement of
the circuit, we can set 𝑉𝑝𝑝 properly so that the inverter delay is nearly unchanged from 0℃ to 90℃
at about 15ps (the green dotted line in Figure 2), while 𝑉𝑝𝑝 merely changes in a range from 0.6V
to 0.8V. Agreeing to Eq. (3), these observations indicate that by using a temperature-adaptive
voltage power supply source, which is detailed in the next chapter, delay variations can be well
controlled.
3.2
3.2.1

Logic Structure Selection for Low Circuit Delays and Thermal-Induced Delay Variations
Logic Gate Structures on Circuit Delays
A multi-variable Boolean function can have multiple logically equivalent implementations

but vary by their logic levels (a.k.a. logic depths), types of gates used, gate counts, and gate fanins. For example, an 8-input AND logic can have five (not exhaustive) implementations as shown
in Figure 11. The overall input-output delay of a logic circuit implementation can be represented
as Eq. (11):
𝑃𝑛

𝐷𝑒𝑙𝑎𝑦 = ∑ 𝜏𝑖
𝑖=1
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(11)

IN_1
IN_2
IN_3
IN_4
IN_5
IN_6
IN_7
IN_8

OUT

(a)

IN_1
IN_2
IN_3
IN_4

OUT

IN_5
IN_6
IN_7
IN_8

(b)

IN_4

IN_1
IN_2

IN_3
OUT

IN_5

IN_8
IN_7
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IN_6

(c)

IN_1
IN_2
IN_3
IN_4
IN_5

OUT

IN_6
IN_7
IN_8

(d)

IN_1
IN_2
IN_3

OUT
IN_7

IN_4

IN_8

IN_5

(e)

IN_6

Figure 11 a) an 8-input AND gate b) a 3-level 2-input AND logic c) a 7-level 2-input AND logic
d) a 2-level AND logic with two 4-input ANDs and a 2-input AND e) a 2-level asymmetric AND
logic structure.
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where 𝑃𝑛 is the logic level between a circuit’s primary input to a primary output, and 𝜏𝑖 is the gate
delay of the ith level in the path. As one can see in Eq. (11) that, the overall circuit delay is
determined by both logic depth and the delay of each individual gate (τi). We will show in the next
subsection that gate delay is heavily dependent on its fan-in.
Furthermore, the temperature sensitivity of a circuit also relies on its logic depth and the
performance variations of each gate, as shown in Eq. (12).
𝑃𝑛

𝑃𝑛

𝜕
𝜕
𝜕
𝐷𝑒𝑙𝑎𝑦 =
∑ 𝜏𝑖 = ∑
𝜏
𝜕𝑇
𝜕𝑇
𝜕𝑇 𝑖
𝑖=1

(12)

𝑖=1

Since using gates with high fan-in numbers can help shorten the logic path, both logic depth
(i.e. Pn) and each gate fan-in (corresponding to gate delay, τi) should be carefully balanced to meet
the performance requirements of overall circuit delay, delay variation, area, etc., wherever
applicable. Next, we study the effect of gate fan-in number on the gate delay as well as the thermalrelated delay variation.
3.2.2

Fan-ins on Single Gate Delay and Delay Variations
We begin by studying a wide fan-in gate at a transistor-level, where multiple NMOS and/or

PMOS are connected in series (e.g. wide fan-in NAND and NOR gates, Figure 12), to examine the
relationship between logic depths, fan-ins, logic delays, and delay variations in a certain
temperature range.
Due to the duality of CMOS circuits, without loss of generality, we use an n-input NAND
gate as an example. If all the transistors are sized to have the same geometries (i.e. W and L) as in
Fig. 1, Vgs and Vds of the serial-connected NMOS transistors can no longer reach Vpp as in Eq. (1),
and this voltage drop will lead to a dramatic increase on the gate delay. Eq. (1) can still be used in
the first order approximation of the n-input NAND gate delay, but L needs to be replaced by nL
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Vpp
IN_1
Vout

CL(Load)

IN_N
(Drive)

GND

Vpp
IN_1

IN_N
Vout
CL(Load)

(Drive)
GND
Figure 12 Wide fan-in NAND (top) and NOR (bottom) gates.

22

because there are n NMOS transistors connected in series. As a result, the delay for an n-input
NAND gate can be approximated as:
𝐺𝑎𝑡𝑒 𝐷𝑒𝑙𝑎𝑦 ≈ 𝑛𝐷

(13)

where D is the delay of a minimal-sized inverter with equal rising and fall delays. Such delay
penalty brought by large fan-in can hardly be mitigated by only sizing up the transistor gate
because the accompanied drain-source capacitance, which contributes to the load capacitance, will
increase as well (i.e. Cds = C0WL). In a simple word, higher fan-in value usually means larger gate
delay.
Moreover, when studying the thermal-induced delay variances, if we assume Vgs of each
NMOS in the n-input NAND gate is a function of temperature, T, Eq. (2) can be rewritten to
become Eq. (3) given below, where B is also a manufacture process related coefficient.
𝜕
𝜕
−
𝜇(𝑇)(𝑉𝑔𝑠 − 𝑉𝑡ℎ ) − 2𝜇(𝑇)
𝑉𝑔𝑠 (𝑇)
𝐶𝑉𝑝𝑝
𝜕
𝜕𝑇
𝜕𝑇
(𝐺𝑎𝑡𝑒 𝐷𝑒𝑙𝑎𝑦) =
∙
3
𝜕𝑇
(𝑊/𝐿)𝐵
𝜇2 (𝑇)(𝑉 (𝑇) − 𝑉 )
𝑔𝑠

(14)

𝑡ℎ

As the dominator term (Vgs − Vth) in Eq. (5) is one degree higher than that in Eq. (3), it
suggests that, in principle, when there are multiple NMOS/PMOS connected in series, dropping
of Vgs may have more significant implication on the delay variations over the temperature range
of interest. In a nutshell, long serially connected PMOS and/or NMOS transistor columns should
be avoided in gate designs, as they tend to result in longer gate delay as well as larger delay
variations when temperature changes. The number of transistors in a column is so dependent on
gate fan-in, bounded by the theorem below.
Theorem 1: A p-input CMOS gate has a serial-connected PMOS (or NMOS) path of length no
less than ⌈√𝑝 ⌉ (i.e. the ceiling of √𝑝).
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Proof: Due to the duality of CMOS circuits, any n parallel-connected PMOS/NMOS transistors
in a CMOS logic gate must have n NMOS/PMOS transistors in series, or vice versa. Given that a
p-input CMOS gate has at least p NMOS transistors, at least ⌈√𝑝 ⌉ NMOS transistors are
connected in series or in parallel (by pigeon hole principle). If ⌈√𝑝 ⌉ NMOS transistors are
connected in series, Theorem 1 holds; if ⌈√𝑝 ⌉ NMOS transistors are connected in parallel, it
means at least ⌈√𝑝 ⌉ PMOS transistors are connected in series (by circuit duality).



From Theorem 1, one can see that large gate fan-in indicates long PMOS (or NMOS) serial
path, which results in higher delay variation as indicated in Eq. (3). In a simple word, logic gates
with small fan-ins are preferred to complex ones with large fan-ins in building temperature
insensitive circuits.
3.2.3

Minima Circuit Delays vs. Gate Fan-ins
Generally speaking, when synthesizing a minimum Sum-of-Product (SoP) Boolean

function, relatively balanced delays for all input-output pairs are usually preferred; in other words,
a small critical path delay is more popular. In addition, if we treat each literal in every SoP Minterm
as an independent input, the problem of synthesizing a p-input minimum SoP Boolean function
can be formulated as:
min.{Critical Path Delay}
subject to: p-input minimum SoP Boolean Function

This is an instantiation of logic synthesis of Boolean function with cost function set by
performance. As so, it is an NP-complete problem [16] by nature.
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As we have shown earlier, the input-output delay of a logic circuit is determined by its
logic depth and each gate delay along its path, where each gate delay is approximately linear to its
fan-in but larger fan-in can help reduce the logic depth. This observation can be explored to build
heuristics needed to solve the logic synthesis problem described above.
Theorem 2: Circuit delay is minimized when the largest length of serial-connected PMOS/NMOS
chain is between two and four.
Proof: Consider a logic circuit with a total of m input signals, the maximum fan-in of all gates is
p, and the maximum length of serial-connected PMOS or NMOS transistors in each gate is n,
where 𝑛 ≥ ⌈√𝑝 ⌉ (Theorem 1). Thus, the circuit requires an input-output path through at least
⌈log 𝑝 𝑚⌉ gates (pigeon-hole principle), and the minimum circuit critical path delay can be written
as:
𝐶𝑖𝑟𝑐𝑢𝑖𝑡 𝐷𝑒𝑙𝑎𝑦 = ⌈𝑙𝑜𝑔𝑝 𝑚⌉𝐷𝑛

(15)

where 𝐷𝑛 is the gate delay which has n PMOS or n NMOS transistors connected in series.
Substituting Eq. (13) into Eq. (14), and noting that p ≤ n2, we can rewrite Eq. (15) as:
1
𝐷𝑙𝑜𝑔𝑚 𝑛
𝑛
𝐶𝑖𝑟𝑐𝑢𝑖𝑡 𝐷𝑒𝑙𝑎𝑦 ≥ ⌈𝑙𝑜𝑔𝑛 𝑚⌉ ∙ 𝑛𝐷 ≥
∝
2
2 𝑙𝑜𝑔𝑛 𝑙𝑜𝑔𝑛

(16)

where D can be treated as a constant, log(n) is the natural logarithm of the variable n. Therefore,
minimizing the circuit delay becomes a problem to find such a positive integer n that minimizes
y(n) = n/log(n), which is trivial because if we treat n as a real valued variable and take the
derivative of y(n) over n, we have:
𝜕
𝜕𝑦(𝑛)
𝑚𝑖𝑛(𝐶𝑖𝑟𝑐𝑢𝑖𝑡 𝐷𝑒𝑙𝑎𝑦) ∝
= (𝑙𝑜𝑔𝑛 − 1)⁄𝑙𝑜𝑔2 𝑛
𝜕𝑛
𝜕𝑛
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(17)

Since n is an integer, when n = 2, Eq. (17) < 0; when n ≥ 3, Eq. (17) > 0. Thus, the overall
circuit delay can be kept low if n assumes an integer value between 2 and 4.



A graphical description of finding n for the minima overall circuit delay is shown in Figure
13, where 𝑛/𝑙𝑜𝑔𝑛 reaches the minima value at n = 3.

Based on Theorem 2, we can see that the length of serial-chained PMOS (NMOS) should
be made as large as possible but no more than 4, for the purpose of reducing the logic depth. With
that being said, we can develop a heuristic algorithm to synthesize a minimum SoP Boolean
function to a gate-level circuit with a suboptimal overall circuit delay and a reduced temperatureinduced performance penalty.

Figure 13 Plot of 𝑛⁄𝑙𝑜𝑔𝑛.
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CHAPTER 4
PROPOSED TECHNIQUES FOR REDUCING CIRCUIT DELAYS AND THERMALINDUCE DELAY VARIATIONS
Two major approaches have been discussed in previous chapters: 1) adjusting power
supply voltage 𝑉𝑝𝑝 according to the temperature, 2) optimizing gate and circuit structures to
improving the performance resilience regarding to the temperature variations. In this chapter, we
propose 1) a CTAT-like temperature-adaptive voltage power supply and 2) an optimized circuit
structure to reduce the thermal-induced circuit delay variations, as well as the overall circuit delay.
4.1

Self-Adaptive Temperature-Aware Voltage Power Supply Circuit
To offset the performance penalty introduced by the rising temperature, as alluded in the

previous chapter, Vpp needs to be slightly increased. In light of the linearity between the output
current and temperature in the CTAT [2][3] current source, a self-adaptive, temperature-aware
voltage power supply with a voltage limiter (Figure 14, where 𝑉𝐷𝐷 refers to the external DC
voltage source, and 𝑉𝑝𝑝 is the regulated temperature-adaptive voltage source that actually powers
the digital logic circuits) is proposed. Compared to the designs in [10] [11] [12] [13], no highprecision temperature sensors or redundant power supply managers are required. In addition, the
voltage limiter restrains Vpp within a certain predefined range; that is, when the temperature
exceeds certain level, Vpp will stop climbing, preventing the circuit from overheating due to the
overrun of Vpp.
In order to optimize the voltages at each node for a large dynamic swing over the entire
temperature range of interest, we first study the equivalent impedance of a PMOS/NMOS, with its
drain connecting to its gate (i.e. 𝑉𝑔𝑠 = 𝑉𝑑𝑠 ), as given by Eq. (18).
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𝑍𝑒𝑞 =

𝑉𝑑𝑠
𝐴
=
2
𝐼𝑑𝑠 𝜇(𝑇)(𝑉𝑔𝑠 − 2𝑉𝑡ℎ + 𝑉𝑡ℎ
⁄𝑉𝑔𝑠 )

(18)

where 𝐼𝑑𝑠 is the current from the drain to the source through the MOS channel and A is a constant
coefficient that only relates to the manufacture process. Eq. (18) indicates that the equivalent
impedance of the PMOS/NMOS increases roughly proportional to 𝑇 2 . Based on this observation,
resistors, which have a relatively low (linear) temperature sensitivity [19], can be employed to
replace some PMOS transistors where 𝑉𝑔𝑠 = 𝑉𝑑𝑠 . That is, impedances Z1, Z4, Z5 and Z6 in Figure
14 could be implemented as either resistors or PMOS/NMOS (Figure 15). By doing so, we can
expect 𝑉𝑝𝑝 to be truly adaptive to the temperature change. It shall be noticed that the resistance
values and the size of each transistor need to be carefully chosen to match the impedance of the
logic circuits or subsystems powered by 𝑉𝑝𝑝 , so that the 𝑉𝑝𝑝 value at a high temperature, say 90℃,
could drive the logic circuit with approximately the same delay as that of 𝑉𝑝𝑝 value at a low
temperature, say 0℃. In addition, the output impedance induced by Z7 and MN6 should be small
(i.e. relatively large width of MN6), so that this CTAT-like voltage power supply could drive a
complicated logic circuit and/or a subsystem.
On the other hand, since the output voltage of this CTAT-like power supply is designed to
rise as the temperature climbs, this increasing voltage output may exacerbate the circuit power
consumption. To prevent this problem from happening, an impedance (Z8) and a diode (D1) are
added to function as a voltage limiter (Figure 14). This voltage limiter has little effect when 𝑉𝑝𝑝 is
low, but once 𝑉𝑝𝑝 exceeds a certain voltage that turns D1 on, 𝑉𝑝𝑝 will be capped. This voltage
limiter helps protect the circuit from overheating, at a cost of performance degradation only at
extremely high temperature (e.g. 120℃ or higher).
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In this dissertation, we provide an area-efficient (not necessarily delay optimized) CTATlike voltage supply (Figure 15). In this case, Z1, Z4, Z5 and Z6 in Figure 14 are still implemented
using PMOS transistors, yet all the widths of the PMOS and NMOS devices are set fixed, except
for the width of MN6 and the resistance of R7 (i.e. Z7 in Figure 14) that require manual adjustment
during circuit design/layout process to match the impedances of different logic circuits powered
by 𝑉𝑝𝑝 . Meanwhile, two NMOS are cascaded as the voltage limiter by connecting the body of
NMOS to 𝑉𝑝𝑝 and its drain (together with the source and the gate) to the ground. As a result, each
NMOS device is forward-biased, from the P-type body to the N-type drain/source, working as a
diode to set a limit on the output voltage 𝑉𝑝𝑝 .
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Figure 14 The proposed CTAT-like voltage power supply (top) and the voltage limiter (bottom).
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Figure 15 A general-use CTAT-like voltage power supply with voltage limiter.
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In the circuit shown in Figure 15, only MP3 operates in the saturation mode, while MP7,
MP8, MN2 and MN4 are all in the linear mode. Since the impedance of PMOS changes more
rapidly than that of NMOS [19], voltages at nodes 2, 5, 6 and 7 will decrease with the increase of
temperature, and thus, the current through MN6 will actually decrease, leading to an increased
output voltage, 𝑉𝑝𝑝 . In addition, transistor pairs (MN1, MN2), (MN3, MN4) and (MN5, MN6)
can help magnify the output voltage changes with respect to the temperature variations.
In a simple term, with the proposed CTAT-like power supply, higher 𝑉𝑝𝑝 can be achieved
as temperature increases, so that the delay can be held to a relatively constant level. This voltage
saturates as temperature reaches a preset level determined by the voltage limiter.
4.2

Logic Synthesis for Low Circuit Delay and Thermal-Related Delay Variations
Now we consider the logic circuit structure itself with regard to the delay and variations.

Assume we are about to synthesize a circuit for a given Boolean function in minimum SoP form;
that is, the circuit shall have no combinational logic loop and the synthesized circuit can be
represented as a 2-D DAG, where each node represents a gate, and each edge connects the inputs
and outputs between the gates. In addition, we consider each literal in Minterms are all independent
input variables. For example, Boolean function y = a’b + ab’ is considered using the logic as
Y = AB + CD, where A, B, C and D are all independent input variables.
In this dissertation, we only use NOT, NAND, NOR gates for the synthesis, as an AND gate
can be implemented as a NAND gate followed by a NOT gate in practice. Also, the de Morgan’s
Law should be applied wherever possible in order to eliminate redundant inverters (NOT logic) in
the path, which can help further reduce the logic depth. For example, a two-level AND-OR logic
is equivalent a NAND-NAND logic, but the former implementation requires more inverters than
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the latter. Since the fan-in of each gate after synthesis is no larger than 4, an m-input Boolean
function has at most log4m levels, the algorithm complexity is bounded to be O(mlogm).
The proposed synthesis algorithm has 3 phases.
Phase 1: Parse the Boolean function in SoP form into a two-level AND-OR structure. The
AND level includes all the Minterms of primary inputs, and the OR level gate takes in the outputs
from all the preceding AND gates and generates the final output result. If a Boolean function has
exactly one Minterm (degenerated SoP form), it is mapped to a single AND gate structure.
In this phase, we initialize a tree data structure to represent and store the logic structure
represented as a DAG. If there are two or more Minterms, the OR gate would be treated as a root
node; otherwise, the single AND gate is the root node. Each AND gate acts as a leaf node, taking
in the primary inputs of each Minterm. We also use variables lvl_and and lvl_or to record logic
levels of each AND and OR gates, respectively, and they are initially set to be 1.
Phase 2: For each AND gate in logic level lvl_and = i, if its fan-in larger than 4, decompose
it into a two-level AND gates, i.e. transforming it into an AND-AND substructure. The left AND
is the new generated Level i+1 that has 2~4 AND gates and takes in all the primary input variables,
while the right AND remains in Level i, which is closer to the primary output and takes in the
outputs of decomposed AND gates of Level i+1. An example of such process is depicted in the
first two diagrams in Figure 16.
OR logic follows the same rules of decomposition if its fan-in is larger than 4.
In this phase, the decomposition process of a large fan-in gate in the tree structure can be
treated as a parent node with up to 4 children nodes, and leaf AND gate nodes accept all the primary
inputs.
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Traversing all the gates (i.e. nodes in the DAG) in the same level can be done with a breadth
first search (BFS) along with a first-in-first-out (FIFO) data structure. Updates on new levels are
required after each BFS iteration to ensure no replicated gate decomposition and/or combination
occurs.
Phase 3: Count the largest number of AND levels and OR levels, and use de Morgan’s law
to transform AND and OR gates into either NAND or NOR gates where applicable. For example,
an AND-AND structure can be simplified into NAND-NOR, an OR-OR structure to NOR-NAND,
an AND-OR structure to NAND-NAND, etc. As a result, the implicit “NOT” gates can be omitted
to improve the circuit performance as well as help control delay variations, as discussed earlier.
The bottom two diagrams in Figure 16 illustrate the major operations in this phase.
For the sake of clarity and simplicity, we use {AND}* to represent the chaining of multiple
AND gates (i.e. AND-AND-…-AND). For instance, an NAND-NOR-NAND-NOR structure can
be denoted as {NAND-NOR}*.
Note that the maximum gate fan-in of the following pseudo codes is restricted to be 4, but
it can also go to 3 or 5 when necessary, depending on the application scenarios that achieve the
minimum overall circuit delay and variations. An example of this algorithm to synthesize the gate
implementation of an 8-input AND logic can be depicted in Figure 16.
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Algorithm 1: A logic synthesis algorithm for a suboptimal overall circuit delay and
temperature-induced delay penalty
Input: A minimum SoP form Boolean function.
Output: An optimized gate circuit in a DAG.
Initialization:
1. g_and = {}.

// Create an empty set for AND gates, starting from ∅.

2. g_or = {}.

// Create an empty set for OR gates, starting from ∅.

3. lvl_and = 1. // Logic depth in AND logic.
4. lvl_or = 1.

// Logic depth in OR logic.

5. n_or = 0.

// Count the number of Minterms, also equals to the number of inputs

for OR logic
Phase 1:
// Parsing (Mapping) SoP into the AND gate set and the OR gate set:
6. // building AND gate set
7. For each Minterm m in the SoP Boolean function:
8.

Map m to an AND gate, g(i1, i2, …, ix), where i1, i2, …, ix are the x inputs of
gate g.

9.

g_and.append ( (g(i1, i2, …, ix), lvl_and) ).

10.

n_or = n_or + 1.

11. End for

12. // building the OR gate set, if the OR logic exists (i.e. the Boolean function has
more than 1 Minterm)
13. If n_or > 1
14.

g_or.append = {(n_or, lvl_or)}.

15.

Create a tree data structure with OR gate as the root, and all the AND gates as
its children (i.e. leaf nodes).
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16. Else
17.

Create a tree data structure with the root as AND gate, and no children (i.e. no
leaf nodes).

18. End If
Phase 2:
// Decomposing large fan-in AND and OR gates, if any
19. // Decomposing large fan-in AND gates, if any
20. While g_and ≠ ∅
21.

Pick the first element (i.e. tuple (g(i1, i2, …, ix), lvl_and)) in g_and

22.

If 𝑥 ≤ 4

23.

Delete tuple g(i1, i2, …, ix, lvl_and) from g_and

24.

Corresponding node on the tree becomes a leaf node

25.
26.
27.

Else
Case x ≥ 12
Divide the inputs i1, i2, …, ix into four input groups, with the difference of
group size ≤1.

28.
29.

Case x ≥ 8
Divide the inputs i1, i2, …, ix into three input groups, with the difference
of group size ≤1.

30.
31.

Default: // x ≥ 4
Divide the inputs i1, i2, …, ix into two input groups, with the difference of
group size ≤1.

32.

End Case

33.

Assign each group a new AND gate tuple, with their lvl_and increased by 1.
// Now we have 2 to 4 new AND gate tuples.

34.

Append these new AND gate tuples to g_and.

35.

Delete g(i1, i2, …, ix, lvl_and) from g_and.

36.

Create two to four children AND gate nodes for current AND gate node.

37.

End If
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38. // Decomposing large fan-in OR gates, if any
39. Do the same decomposition process for OR gate if its fan-in is larger than 4.
Phase 3:
// de Morgan’s Law to omit implicit NOT gates
40. Case {max(lvl_and), max(lvl_or)}
41.
42.

{odd, odd}:
AND part becomes {NAND-NOR}*-NAND // from max(lvl_and) leaf
nodes to AND gates of lvl_and = 1, (i.e. children of OR gates), same in the
following cases.

43.

OR part becomes NAND-{NOR-NAND}* // from max(lvl_or) nodes (i.e.
parents of AND gates of lvl_and = 1) to root OR gate (i.e. lvl_or = 1), same in the
following cases.

44.

{odd, even}:

45.

AND part becomes {NAND-NOR}*-AND.

46.

OR part becomes {NOR-NAND}*.

47.

{even, odd}:

48.

AND part becomes {NAND-NOR}*.

49.

OR part becomes OR-{NOR-NAND}*.

50.

{even, even}:

51.

AND part becomes {NAND-NOR}*.

52.

OR part becomes {NOR-NAND}*.

53. End Case

54. Return a DAG that represents the logic.
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Boolean Function
Y=A&B&C&D&E&F&G&H
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Figure 16 Proposed logic synthesis on an 8-input AND logic.
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CHAPTER 5
EVALUATION AND COMPARISONS
To verify the proposed techniques that optimize circuit delays and temperature-induced
delay variations, we have built and run four sets of experiments using a 45nm CMOS technology,
namely 1) circuits powered by constant voltage versus CTAT power, 2) effects of logic structures
on delays and variations of various benchmark circuits, 3) effects of synthesis algorithms on circuit
delay and variations, based on 2), and 4) combined use of both optimized logic structures and
CTAT power supplies.
5.1

Delay Variation Comparisons: Constant Power vs. CTAT-like Power Supply
Here each benchmark circuit is powered by two power supply scenarios, respectively: 1) a

1.0V constant power, 2) a CTAT-like temperature-adaptive power supply (Figure 17). We then
measure the propagation delays and variations of these benchmarks operating in all scenarios,
respectively, with a temperature swing from 0oC to 180oC.
We size the CTAT-like power supply circuits in the way that the delays of a benchmark
circuit with the proposed CTAT-like power supply (0oC to 90oC) match the delay of the same
circuit when powered with a constant 1.0V at 30 oC (the baseline implementation). To do so, we
set VDD in Figure 15 to be 2V, and the widths of the PMOS/NMOS transistors adopted in this
power supply are provided in Table 3. The width of MN6 can be set somewhere between 360nm
and 2160nm, while the resistance of R7 is in the range of 500Ω or 2kΩ depending on the type of
logic circuit that Vpp is applied to (e.g. R7 can be about 600 Ω and MN6 at about 2160nm for most
benchmark circuits used in the following simulations). By doing so, Vpp in Figure 15 could fall into
the range of about 0.9V to 1.4V, and the logic circuit it powers could maintain a relatively stable
delay performance across the temperature range of interest (0oC to 90 oC). With a total of 14
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PMOS/NMOS transistors and a resistor, this circuit occupies an area of about 0.2mm2 in a 45nm
technology.
Multiple simulations have been run to compare the delays of various benchmark circuits
powered by different voltage supply, as depicted in Figure 18 and Figure 19, which includes an
inverter, a 4-bit ripple carry adder (RCA), a D-type flip-flop (D-FF), a 16-by-16 binary multiplier
(C6288), a 32-bit Single-Error-Correcting (SEC) circuit (C499), and a 27-channel interrupt
controller (C432). One can see that, when these simple circuits are powered by a constant 1.0V
power supply, delay variations exceed 60% when temperature goes from 0oC to 90oC. In
comparison, if all these circuits are powered by the CTAT-like voltage supply (Chapter 4), delay
variations drop to be only 15%~30%. On average, the CTAT-like power supply can suppress the
temperature-induced delay variation by more than 40%. However, the circuit performance
degrades quickly once the temperature exceeds 120 oC because of the voltage limiter. Even so, as
Vpp is clamped to a stable value, the logic circuits still outperform the ones powered by constant
1V. Note that rarely do silicon circuits operate at that high temperature level (>100 oC).

CTAT Voltage Supply

Digital Logic Circuit

Figure 17 The circuit architecture that includes a power supply and a logic circuit.
Table 3 Widths (nm) of PMOS/NMOS in Figure 15.
MOS
MP1
MP2
MP3
MP4

W
180
180
180
180

MOS
MP5
MP6
MP7
MP8

W
180
180
720
180

MOS
MN1
MN2
MN3
MN4
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W
90
360
90
90

MOS
MN5

W
90

D2
D1

90
90

Figure 18 Delays (normalized over the baseline) of a single inverter, a 4-bit RCA, a D-FF and
three ISCAS-85 benchmark circuits under temperature from 0℃ to 150℃.
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Figure 19 Variations (normalized over the baseline) of a single inverter, a 4-bit RCA, a D-FF and
three ISCAS-85 benchmark circuits under temperature from 0℃ to 150℃.
While using the proposed adaptive power supply circuit can help manage the temperatureinduced delays in CMOS circuits, it comes with a cost. The proposed CTAT-like voltage power
has a static leakage current, ranging from 1mA to 2mA, depending on the temperature and digital
circuits it powers. In the worst scenario, if 𝑉𝐷𝐷 = 2V as adopted in the simulations, the static power
could be as high as 4mW. Nevertheless, as the temperature rises, the impedances of CTAT-like
power supply tends to increase as well, leading to lower static current and consequently, lower
static power consumption (static current drops from 1.5mA at 0℃ to 1.0mA at 90℃), which
actually helps prevent the operation temperature from continuing to rise. In addition, if power
gating techniques are applied, such static power consumption can be minuscule.
5.2

Delay and Variation Comparisons: Logic Structures
Now we run simulations to verify how logic gate structures affect circuit delays and

thermal-induced delay variations, as discussed in Chapter 3. Note that, since all Boolean functions
have their own logically equivalent SoP forms, we hereby examine the delay performance of a few
simple logic circuits with large gate fan-ins. For the sake of presentation, we use a two-tuple (G, F)
to represent a logic gate of type G with fan-in of F, and a set of {(G1, F1), (G2, F2)} to represent
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2-level logic structure, where the first level only consists of gate G1 with fan-in F1, and the second
level only consists of G2 with fan-in F2. For example, {(NOR, 4), (NAND, 2)} means 4-input
NOR gate(s) followed by 2-input NAND gate(s). We denote a three-level of 2-input AND gates
as {(AND, 2) * 3} (Figure 11.b), and {(AND, 8)} accurately represents {(NAND, 8), (NOT, 8)}.
Circuit delay simulation results of various 8-input AND logic implementations are depicted
in Figure 20, with descriptions listed in Table 4. One can see that, thanks to the shortest logic depth
(=2) and low fan-in (≤4), “imp4” and “imp7” exhibit low delay variations (about 5.6 ps, 20%)
over a wide temperature range; they also have low absolute delays (around 30ps). In contrast,
“imp9” suffers from the longest delay because of the longest logic depth. On the other hand, in
spite of its short logic path of only two, the large fan-in of “imp1” causes its delay to be the second
largest of the all circuits tested, and more importantly, “imp1” has the largest delay variation, in
good agreement with what is predicted by Eq. (3), that is, the larger fan-in of a gate corresponds
to higher temperature sensitivity of the gate delay. As a rule of thumb obtained from the experiment
results of 8-input AND logic implementations, the fan-ins and the depths shall be kept as small as
possible, while at the same time the overall logic circuit delay and the temperature-induced delay
variations shall be minimized.
Similar results are also observed in various 8-input OR logic implementations (Figure 21
and Table 5) and other huge fan-in circuits, e.g. a 64-input AND-OR-AND logic circuit (Figure 22
and Table 6).
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Table 4 Various circuit implementations of 8-input AND logic.
Implementations Structure Descriptions

Comments

imp1

{(AND, 8)} = {(NAND, 8), (NOT, 1)} (Figure 11.a)

imp2

{(AND, 2) * 3}

(Figure 11.b)

imp3

{(AND, 4), (AND, 2)}

(Figure 11.d)

imp4

{(NAND, 4), (NOR, 2)}

de Morgan’s Law on “imp3”

imp5

{(NAND, 2), (NOR, 2), (AND, 2)}

Split the (AND, 4) in “imp3”

imp6

{(AND, 2), (AND, 4)}

Reverse sequence of “imp3”

imp7

{(NAND, 2), (NOR, 4)}

de Morgan’s Law on “imp6”

imp8

{(AND, 3), (AND, 4)}

(Figure 11.e)

imp9

{(AND, 2) * 7}

(Figure 11.c)

Figure 20 Delays of various 8-input AND logic implementations powered by constant 1V from
0℃ to 90℃.
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Table 5 Various circuit implementations of 8-input OR logic.
Implementations Structure Descriptions
imp1

{(OR, 8)}

imp2

{(OR, 2) * 7}

imp3

{(OR, 4), (OR, 2)}

imp4

{(NOR, 4), (NAND, 2)}

imp5

{(NOR, 2), (NAND, 2), (OR, 2)}

imp6

{(OR, 2), (OR, 4)}

imp7

{(NOR, 2), (NAND, 4)}

imp8

{(OR, 3), (OR, 4)}

Figure 21 Delays of various 8-input OR implementations powered by constant 1V from 0℃ to
90℃.
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Table 6 Various circuit implementations of 64-input AND-OR-AND logic
Implementations Structure Descriptions
imp1

{(AND, 4), (OR, 4), (AND, 4)}

imp2

{(NAND, 4), (NAND, 4), (AND, 4)}

imp3

{(AND, 2), (AND2OR2, 4), (OR2AND2, 4), (AND, 2)}

imp4

{(AND4OR2, 8), (OR2AND4, 8)}

imp5

{(AND4OR2NOT, 8), (NAND, 2), (AND, 4)}

imp6

{(AND4OR2NOT, 8), (AND2OR2NOT, 4), (AND, 2)}

imp7

{(AND4OR4, 16), (AND, 4)}

imp8

{(AND4OR4NOT, 16), (NOR, 4)}

imp9

{(NAND, 4), (AND4OR4NOT, 16)}
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Figure 22 Delays of various 64-input AND-OR-AND implementations powered by constant 1V
from 0℃ to 90℃.

47

5.3

Delay and Variation Comparisons: Logic Synthesis
In order to verify the algorithm effects on circuit delays and thermal-related delay

variations, as we discussed in Chapter 3 & 4, we have built and run two sets of benchmark circuits
implemented with a 45nm CMOS technology, namely 1) a 38-input AND logic (denoted as ckt1),
2) a 38-input SoP Boolean function (denoted as ckt2) with 6 Minterms, and the largest Minterm
fan-in is 13. Each benchmark circuit is implement with 5 algorithms, as listed in Table 7, and
powered by a constant 1V voltage power supply. We measure the circuit delays (Figure 23) and
compute their variations (Figure 24) with a temperature swing from 0℃ to 90℃.
As one can see that, in ckt1, “imp4”, with maximum fan-in equal to 4, enjoys the
advancement of shortest gate path (i.e. 3 levels) as well as low gate delays and variations, and thus
outperforms other synthesis results. To illustrate, its delay is less than half of what “imp1” (longest
logic path) requires, and is about 70% of “imp2” (1-level longer than “imp1), which is widely used
in general logic synthesis. In addition, the delay variation of “imp3” is about 10%~20% lower than
other four implementations. Although “imp5” shares the same shortest logic level, the
disadvantage of its large fan-in starts to surface, causing severe absolute delay as well as thermalrelated delay variations.
Table 7 Various circuit implementations of 38-input logic functions (ckt1 and ckt2)
Synth. Implementation

Descriptions

imp1

AIG with fan-in equal to 2

imp2

Regular synthesis, only use logic AND, OR, max. fan-in = 3

imp3

Proposed synthesis algorithm, max. fan-in = 3

imp4

Proposed synthesis algorithm, max. fan-in = 4

imp5

Proposed synthesis algorithm, max. fan-in = 5
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Figure 23 Delays of various synthesized 38-input AND gates (ckt1, top) and 38-input SoP logic
(ckt2, bot) powered by constant 1V supply from 0℃ to 90℃.
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Figure 24 Normalized thermal-related delays variations of various synthesized 38-input AND
gates (ckt1, left) and 38-input SoP logic (ckt2, right) from 0℃ to 90℃.
Similar results can be observed in ckt2, but with a little difference. As “imp3” in this case
shares the same logic depth as “imp4”, yet has smaller maximum fan-in, it outperforms all the
other implementations in both terms of absolute delays and temperature-related delay variations
from 0℃ to 90℃. As a result, a maximum fan-in of 3 or 4 should be chosen in practical synthesis
process, depending on which achieves the better delay performance and/or variations.
5.4

Combined Use of Both Optimized Logic Structures and CTAT Power Supplies
Finally, we combine these two approaches to promote both circuit delays and temperature-

related delay variations, as plotted in Figure 26 and Figure 26. Compared to Figure 21, all
benchmark circuits are implemented in the same way, but powered by CTAT-like voltage supply,
instead of the constant 1-volt power supply as used in previous experiments.
As anticipated, both circuit delays and temperature-related delay variations can be
significantly reduced if employing CTAT-like voltage power supply and gates with fan-ins no
larger than 4. Also, de Morgan’s law should be applied when possible, which can help shorten the
logic depth for optimal performance and stability.
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(a)

(b)
Figure 25 Delays of various (a) 8-input AND, (b) 8-input OR implementations powered by
CTAT-like voltage power supply from 0℃ to 90℃.
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Figure 26 Delays of various 64-input AND-OR-AND implementations powered by CTAT-like
voltage power supply from 0℃ to 90℃.
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Figure 27 Delays of various synthesized 38-input AND (ckt1, top) and 38-input SoP logic (ckt2,
bottom) circuits powered by CTAT-like voltage power supply from 0℃ to 90℃.
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Figure 28 Normalized delay variations of ckt1 (top) and ckt2 (bottom) synthesized circuits from
0℃ to 90℃.
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CHAPTER 6
CONCLUSIONS
6.1

Summary
In this dissertation, we have surveyed the developments of modern IC technologies, and

pointed out that the adverse impact of intensive thermal effects on circuit performance. Then, we
have overviewed most of existing and related approaches to address and reduce such temperatureinduced performance penalty, and have discussed their advantages and disadvantages. Based on
these magnificent works and by deeply digging into the gate and circuit delay model vs. the
variations of temperature and circuit structure, we have demonstrated a logic design strategy that
favors the use of gates of low fan-ins (≤4) and small logic levels (depth), along with the use of
CTAT-like self-adaptive power supply, to build thermal-insensitive logic circuits.
The experiments on logic designs of various benchmark circuits have confirmed that, if a
logic circuit was implemented in a direct complex wide fan-in gate and driven by a constant voltage
power supply, the delay variations could be as high as 100% over the 0℃ ~ 90 ℃ temperature
range; to compare with, for the same logic function but using gates with low fan-in, having low
logic depth, and employing CTAT-like voltage power supply, the delay variations dropped
significantly, to only 15%~30%. Therefore, the circuit performance built upon the proposed
voltage power supply and logic synthesis algorithm can remain relatively insensitive to the
temperature variations without suffering from loss of circuit performance or large hardware
overhead.
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6.2

Future Work
As we observed in the experiments, NMOS devices have shown to be less temperature

sensitive than their PMOS counterparts. As such, it is predicted that dynamic circuits, pseudo
NMOS circuits, etc. should enjoy lower thermal-induced performance variations. Based on what
we have achieved in this dissertation, one can start to apply the self-adaptive temperature-aware
voltage power supply and the optimized logic synthesis algorithm to different logic styles, and run
simulations to verify the following hypothesis.
(a) At the device level: The delay performance of dynamic circuits and pseudo NMOS
circuits is less sensitive to the temperature variations, when powered by a constant
voltage supply.
(b) Still at the device level: The delay-temperature insensitivity of dynamic circuits and
pseudo NMOS circuits can be further improved by our proposed CTAT-like
temperature adaptive voltage power supply.
(c) At the logic structure/synthesis level: Confirm the improvement on dynamic and
pseudo NMOS circuit insensitivity to temperature variations when the proposed logic
synthesis algorithm is applied. We can also develop other logic synthesis algorithms
for dynamic and pseudo NMOS circuits particularly to further reduce their absolute
delay and thermal-induced delay variations.
Moreover, there seems to be some interesting and potential algorithms at higher circuit
implementation and/or simplification levels. For example,
(d) An optimized circuit placement scheme can help balance the overall heat dissipation at
a system level, as we discussed in Chapter 2.
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(e) At an even higher and more abstract level, Boolean function simplification algorithms
can also help reduce the absolute power consumption and heat generation by lowering
the rate of signal transitions and the total number of logic gates, etc.
In a word, there are still may possibilities that can be explored to improve the absolute
circuit delay performance, as well as its thermal-induced delay variations. Therefore, we would
like to put them for future research.
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APPENDIX A
HSPICE NETLISTS FOR CIRCUIT SIMULATIONS
(C499 benchmark with CTAT-like temperature adaptive voltage power supply)
filename: const_c499.sp
.include "./lib/gpdk45nm.m"
*.include "../sp/basic_element.sp"
*.include "c499.sp"

* temperature
.temp 30

* parameters
.param volt = 2
.param vbn = 0
.param vbp = 'volt - vbn'
.param wdp1 = 180n
.param wdp2 = 1800n
.param wdn1 = 90n
.param wdn2 = 360n
.param wlp = 180n
.param wln = 90n
.param ld = 45n
.param ll = 45n

* power
vdd
nvdd 0 dc volt
vn
nvbn 0 dc vbn
vp
nvbp 0 dc vbp

* ctat power output nvpp
* r1 n1
0
4k
mp1 0 0 n1 nvbp pmos_vtl
w=180n
l=ld
mp2 n1 n1 nvdd nvbp
pmos_vtl
w=180n
mp3 n2 n1 nvdd nvbp
pmos_vtl
w=180n
* r2 nvdd n3
1k
mp4 n3 n3 nvdd nvbp pmos_vtl
w=180n
l=ld
mp5 n4 n4 n3 nvbp pmos_vtl
w=180n
l=ld
mp6 n5 n5 n4 nvbp pmos_vtl
w=180n
l=ld
mp7 n6 n4 nvdd nvbp
pmos_vtl
w=720n
mp8 n7 n5 nvdd nvbp
pmos_vtl
w=180n
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l=ld
l=ld

l=ld
l=ld

r3
nvdd nvpp 600
* mp9 nvpp nvpp nvdd nvbp pmos_vtl
mn1
mn2
mn3
mn4
mn5
mn6

w=90n l=ld

n2 n2 0 nvbn nmos_vtl
w=90n l=ld
n5 n2 0 nvbn nmos_vtl
w=360n
l=ld
n6 n6 0 nvbn nmos_vtl
w=90n l=ld
n7 n6 0 nvbn nmos_vtl
w=90n l=ld
n7 n7 0 nvbn nmos_vtl
w=90n l=ld
nvpp n7 0 nvbn
nmos_vtl
w=1800n

** output voltage limit
mn_c1 nc1 nc1 nc1 nvpp
nmos_vtl
w=90n l=ld
mn_c2 0 0 0 nc1
nmos_vtl
w=90n l=ld

.subckt m_not ny na nvdd nvbp nvbn
mp1 ny na nvdd nvbp
pmos_vtl
mn1 ny na 0 nvbn
nmos_vtl
.ends

w=210n l=ld
w=90n l=ld

.subckt m_nand ny na nb nvdd nvbp nvbn
mp1 ny na nvdd nvbp
pmos_vtl
w=180n l=ld
mp2 ny nb nvdd nvbp
pmos_vtl
w=180n l=ld
mn1 ny na n1 nvbn
nmos_vtl
w=135n l=ld
mn2 n1 nb 0 nvbn
nmos_vtl
w=135n l=ld
.ends

.subckt m_and ny na nb nvdd nvbp nvbn
x_nand n1 na nb nvdd nvbp nvbn m_nand
x_not ny n1 nvdd nvbp nvbn m_not
.ends

.subckt m_nand4 ny na nb nc nd nvdd nvbp nvbn
mp1 ny na nvdd nvbp
pmos_vtl
w=180n l=ld
mp2 ny nb nvdd nvbp
pmos_vtl
w=180n l=ld
mp3 ny nc nvdd nvbp
pmos_vtl
w=180n l=ld
mp4 ny nd nvdd nvbp
pmos_vtl
w=180n l=ld
mn1 ny na n1 nvbn
nmos_vtl
w=180n l=ld
mn2 n1 nb n2 nvbn
nmos_vtl
w=180n l=ld
mn3 n2 nc n3 nvbn
nmos_vtl
w=180n l=ld
mn4 n3 nd 0 nvbn
nmos_vtl
w=180n l=ld
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l=ld

.ends

.subckt m_nand5 ny na nb nc nd ne nvdd nvbp nvbn
mp1 ny na nvdd nvbp
pmos_vtl
w=180n l=ld
mp2 ny nb nvdd nvbp
pmos_vtl
w=180n l=ld
mp3 ny nc nvdd nvbp
pmos_vtl
w=180n l=ld
mp4 ny nd nvdd nvbp
pmos_vtl
w=180n l=ld
mp5 ny ne nvdd nvbp
pmos_vtl
w=180n l=ld
mn1 ny na n1 nvbn
nmos_vtl
w=225n l=ld
mn2 n1 nb n2 nvbn
nmos_vtl
w=225n l=ld
mn3 n2 nc n3 nvbn
nmos_vtl
w=225n l=ld
mn4 n3 nd n4 nvbn
nmos_vtl
w=225n l=ld
mn5 n4 ne 0 nvbn
nmos_vtl
w=225n l=ld
.ends

.subckt m_and4 ny na nb nc nd nvdd nvbp nvbn
* x_nand4 n1 na nb nc nd nvdd nvbp nvbn m_nand4
* x_not ny n1 nvdd nvbp nvbn m_not
x_and1 n1 na nb nvdd nvbp nvbn m_and
x_and2 n2 nc nd nvdd nvbp nvbn m_and
x_and3 ny n1 n2 nvdd nvbp nvbn m_and
.ends

.subckt m_and5 ny na nb nc nd ne nvdd nvbp nvbn
x_nand5 n1 na nb nc nd ne nvdd nvbp nvbn m_nand5
x_not ny n1 nvdd nvbp nvbn m_not
.ends

.subckt m_and8 ny na nb nc nd ne nf ng nh nvdd nvbp nvbn
x_nan4_1 n1 na nb nc nd nvdd nvbp nvbn m_nand4
x_nan4_2 n2 ne nf ng nh nvdd nvbp nvbn m_nand4
x_not_1 n3 n1 nvdd nvbp nvbn m_not
x_not_2 n4 n2 nvdd nvbp nvbn m_not
x_and ny n3 n4 nvdd nvbp nvbn m_and
.ends

.subckt m_nor ny na nb nvdd nvbp nvbn
mp1 n1 na nvdd nvbp
pmos_vtl
w=420n l=ld
mp2 ny nb n1 nvbp
pmos_vtl
w=420n l=ld
mn1 ny na 0 nvbn
nmos_vtl
w=90n l=ld
mn2 ny nb 0 nvbn
nmos_vtl
w=90n l=ld
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.ends

.subckt m_or ny na nb nvdd nvbp nvbn
x_nor n1 na nb nvdd nvbp nvbn m_nor
x_not ny n1 nvdd nvbp nvbn m_not
.ends

.subckt m_or4 ny na nb nc nd nvdd nvbp nvbn
* x_nor4 n1 na nb nc nd nvdd nvbp nvbn m_nor4
* x_not ny n1 nvdd nvbp nvbn m_not
x_or1 n1 na nb nvdd nvbp nvbn m_or
x_or2 n2 nc nd nvdd nvbp nvbn m_or
x_or3 ny n1 n2 nvdd nvbp nvbn m_or
.ends

.subckt m_xor ny na nb nvdd nvbp nvbn
mpa nna na nvdd nvbp
pmos_vtl
w=210n l=ld
mna nna na 0 nvbn
nmos_vtl
w=90n l=ld
mpb
mnb

nnb nb nvdd nvbp
nnb nb 0 nvbn

pmos_vtl
nmos_vtl

w=210n l=ld
w=90n l=ld

mp1
mp2
mp3
mp4
mn1
mn2
mn3
mn4
.ends

n1 nna nvdd nvbp
ny nb n1 nvbp
n2 na nvdd nvbp
ny nnb n2 nvbp
ny nnb n3 nvbn
n3 nna 0 nvbn
ny nb n4 nvbn
n4 na 0 nvbn

pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl

w=420n l=ld
w=420n l=ld
w=420n l=ld
w=420n l=ld
w=135n l=ld
w=135n l=ld
w=135n l=ld
w=135n l=ld

.subckt m_xnor ny na nb nvdd nvbp nvbn
mpa nna na nvdd nvbp
pmos_vtl
w=210n l=ld
mna nna na 0 nvbn
nmos_vtl
w=90n l=ld
mpb
mnb

nnb nb nvdd nvbp
nnb nb 0 nvbn

pmos_vtl
nmos_vtl

w=210n l=ld
w=90n l=ld

mp1
mp2
mp3

n1 nnb nvdd nvbp
ny nna n1 nvbp
n2 na nvdd nvbp

pmos_vtl
pmos_vtl
pmos_vtl

w=420n l=ld
w=420n l=ld
w=420n l=ld
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mp4
mn1
mn2
mn3
mn4
.ends

ny nb n2 nvbp
ny nnb n3 nvbn
n3 na 0 nvbn
ny nb n4 nvbn
n4 nna 0 nvbn

pmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl

w=420n l=ld
w=180n l=ld
w=180n l=ld
w=180n l=ld
w=180n l=ld

.subckt m_syndrome ns_7 ns_6 ns_5 ns_4 ns_3 ns_2 ns_1 ns_0 nr nic_7 nic_6 nic_5 nic_4
nic_3 nic_2 nic_1 nic_0 nid_31 nid_30 nid_29 nid_28 nid_27 nid_26 nid_25 nid_24 nid_23
nid_22 nid_21 nid_20 nid_19 nid_18 nid_17 nid_16 nid_15 nid_14 nid_13 nid_12 nid_11
nid_10 nid_9 nid_8 nid_7 nid_6 nid_5 nid_4 nid_3 nid_2 nid_1 nid_0 nvdd nvbp nvbn

xXA0 nXA_0 nID_0 nID_1 nvdd nvbp nvbn m_xor
xXA1 nXA_1 nID_2 nID_3 nvdd nvbp nvbn m_xor
xXA2 nXA_2 nID_4 nID_5 nvdd nvbp nvbn m_xor
xXA3 nXA_3 nID_6 nID_7 nvdd nvbp nvbn m_xor
xXA4 nXA_4 nID_8 nID_9 nvdd nvbp nvbn m_xor
xXA5 nXA_5 nID_10 nID_11 nvdd nvbp nvbn m_xor
xXA6 nXA_6 nID_12 nID_13 nvdd nvbp nvbn m_xor
xXA7 nXA_7 nID_14 nID_15 nvdd nvbp nvbn m_xor
xXA8 nXA_8 nID_16 nID_17 nvdd nvbp nvbn m_xor
xXA9 nXA_9 nID_18 nID_19 nvdd nvbp nvbn m_xor
xXA10 nXA_10 nID_20 nID_21 nvdd nvbp nvbn m_xor
xXA11 nXA_11 nID_22 nID_23 nvdd nvbp nvbn m_xor
xXA12 nXA_12 nID_24 nID_25 nvdd nvbp nvbn m_xor
xXA13 nXA_13 nID_26 nID_27 nvdd nvbp nvbn m_xor
xXA14 nXA_14 nID_28 nID_29 nvdd nvbp nvbn m_xor
xXA15 nXA_15 nID_30 nID_31 nvdd nvbp nvbn m_xor
xF0 nF_0 nXA_0 nXA_1 nvdd nvbp nvbn m_xor
xF1 nF_1 nXA_2 nXA_3 nvdd nvbp nvbn m_xor
xF2 nF_2 nXA_4 nXA_5 nvdd nvbp nvbn m_xor
xF3 nF_3 nXA_6 nXA_7 nvdd nvbp nvbn m_xor
xF4 nF_4 nXA_8 nXA_9 nvdd nvbp nvbn m_xor
xF5 nF_5 nXA_10 nXA_11 nvdd nvbp nvbn m_xor
xF6 nF_6 nXA_12 nXA_13 nvdd nvbp nvbn m_xor
xF7 nF_7 nXA_14 nXA_15 nvdd nvbp nvbn m_xor
xH0 nH_0 nIC_0 nR nvdd nvbp nvbn m_and
xH1 nH_1 nIC_1 nR nvdd nvbp nvbn m_and
xH2 nH_2 nIC_2 nR nvdd nvbp nvbn m_and
xH3 nH_3 nIC_3 nR nvdd nvbp nvbn m_and
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xH4 nH_4 nIC_4 nR nvdd nvbp nvbn m_and
xH5 nH_5 nIC_5 nR nvdd nvbp nvbn m_and
xH6 nH_6 nIC_6 nR nvdd nvbp nvbn m_and
xH7 nH_7 nIC_7 nR nvdd nvbp nvbn m_and
xXB0 nXB_0 nID_0 nID_4 nvdd nvbp nvbn m_xor
xXB1 nXB_1 nID_1 nID_5 nvdd nvbp nvbn m_xor
xXB2 nXB_2 nID_2 nID_6 nvdd nvbp nvbn m_xor
xXB3 nXB_3 nID_3 nID_7 nvdd nvbp nvbn m_xor
xXB4 nXB_4 nID_16 nID_20 nvdd nvbp nvbn m_xor
xXB5 nXB_5 nID_17 nID_21 nvdd nvbp nvbn m_xor
xXB6 nXB_6 nID_18 nID_22 nvdd nvbp nvbn m_xor
xXB7 nXB_7 nID_19 nID_23 nvdd nvbp nvbn m_xor
xXC0 nXC_0 nID_8 nID_12 nvdd nvbp nvbn m_xor
xXC1 nXC_1 nID_9 nID_13 nvdd nvbp nvbn m_xor
xXC2 nXC_2 nID_10 nID_14 nvdd nvbp nvbn m_xor
xXC3 nXC_3 nID_11 nID_15 nvdd nvbp nvbn m_xor
xXC4 nXC_4 nID_24 nID_28 nvdd nvbp nvbn m_xor
xXC5 nXC_5 nID_25 nID_29 nvdd nvbp nvbn m_xor
xXC6 nXC_6 nID_26 nID_30 nvdd nvbp nvbn m_xor
xXC7 nXC_7 nID_27 nID_31 nvdd nvbp nvbn m_xor
xXE0 nXE_0 nXB_0 nXC_0 nvdd nvbp nvbn m_xor
xXE1 nXE_1 nXB_1 nXC_1 nvdd nvbp nvbn m_xor
xXE2 nXE_2 nXB_2 nXC_2 nvdd nvbp nvbn m_xor
xXE3 nXE_3 nXB_3 nXC_3 nvdd nvbp nvbn m_xor
xXE4 nXE_4 nXB_4 nXC_4 nvdd nvbp nvbn m_xor
xXE5 nXE_5 nXB_5 nXC_5 nvdd nvbp nvbn m_xor
xXE6 nXE_6 nXB_6 nXC_6 nvdd nvbp nvbn m_xor
xXE7 nXE_7 nXB_7 nXC_7 nvdd nvbp nvbn m_xor
xG0 nG_0 nF_0 nF_1 nvdd nvbp nvbn m_xor
xG1 nG_1 nF_2 nF_3 nvdd nvbp nvbn m_xor
xG2 nG_2 nF_0 nF_2 nvdd nvbp nvbn m_xor
xG3 nG_3 nF_1 nF_3 nvdd nvbp nvbn m_xor
xG4 nG_4 nF_4 nF_5 nvdd nvbp nvbn m_xor
xG5 nG_5 nF_6 nF_7 nvdd nvbp nvbn m_xor
xG6 nG_6 nF_4 nF_6 nvdd nvbp nvbn m_xor
xG7 nG_7 nF_5 nF_7 nvdd nvbp nvbn m_xor
xXD0 nXD_0 nG_4 nH_0 nvdd nvbp nvbn m_xor
xXD1 nXD_1 nG_5 nH_1 nvdd nvbp nvbn m_xor
xXD2 nXD_2 nG_6 nH_2 nvdd nvbp nvbn m_xor
xXD3 nXD_3 nG_7 nH_3 nvdd nvbp nvbn m_xor
xXD4 nXD_4 nG_0 nH_4 nvdd nvbp nvbn m_xor
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xXD5 nXD_5 nG_1 nH_5 nvdd nvbp nvbn m_xor
xXD6 nXD_6 nG_2 nH_6 nvdd nvbp nvbn m_xor
xXD7 nXD_7 nG_3 nH_7 nvdd nvbp nvbn m_xor
xS0 nS_0 nXD_0 nXE_0 nvdd nvbp nvbn m_xor
xS1 nS_1 nXD_1 nXE_1 nvdd nvbp nvbn m_xor
xS2 nS_2 nXD_2 nXE_2 nvdd nvbp nvbn m_xor
xS3 nS_3 nXD_3 nXE_3 nvdd nvbp nvbn m_xor
xS4 nS_4 nXD_4 nXE_4 nvdd nvbp nvbn m_xor
xS5 nS_5 nXD_5 nXE_5 nvdd nvbp nvbn m_xor
xS6 nS_6 nXD_6 nXE_6 nvdd nvbp nvbn m_xor
xS7 nS_7 nXD_7 nXE_7 nvdd nvbp nvbn m_xor
.ends

.subckt m_correction nod_31 nod_30 nod_29 nod_28 nod_27 nod_26 nod_25 nod_24 nod_23
nod_22 nod_21 nod_20 nod_19 nod_18 nod_17 nod_16 nod_15 nod_14 nod_13 nod_12
nod_11 nod_10 nod_9 nod_8 nod_7 nod_6 nod_5 nod_4 nod_3 nod_2 nod_1 nod_0 ns_7 ns_6
ns_5 ns_4 ns_3 ns_2 ns_1 ns_0 nid_31 nid_30 nid_29 nid_28 nid_27 nid_26 nid_25 nid_24
nid_23 nid_22 nid_21 nid_20 nid_19 nid_18 nid_17 nid_16 nid_15 nid_14 nid_13 nid_12
nid_11 nid_10 nid_9 nid_8 nid_7 nid_6 nid_5 nid_4 nid_3 nid_2 nid_1 nid_0 nvdd nvbp nvbn

xS0B0 nS0B_0 nS_0 nvdd nvbp nvbn m_not
xS0B1 nS0B_1 nS_0 nvdd nvbp nvbn m_not
xS0B2 nS0B_2 nS_0 nvdd nvbp nvbn m_not
xS0B3 nS0B_3 nS_0 nvdd nvbp nvbn m_not
xS0B4 nS0B_4 nS_0 nvdd nvbp nvbn m_not
xS1B0 nS1B_0 nS_1 nvdd nvbp nvbn m_not
xS1B1 nS1B_1 nS_1 nvdd nvbp nvbn m_not
xS1B2 nS1B_2 nS_1 nvdd nvbp nvbn m_not
xS1B3 nS1B_3 nS_1 nvdd nvbp nvbn m_not
xS1B4 nS1B_4 nS_1 nvdd nvbp nvbn m_not
xS2B0 nS2B_0 nS_2 nvdd nvbp nvbn m_not
xS2B1 nS2B_1 nS_2 nvdd nvbp nvbn m_not
xS2B2 nS2B_2 nS_2 nvdd nvbp nvbn m_not
xS2B3 nS2B_3 nS_2 nvdd nvbp nvbn m_not
xS2B4 nS2B_4 nS_2 nvdd nvbp nvbn m_not
xS3B0 nS3B_0 nS_3 nvdd nvbp nvbn m_not
xS3B1 nS3B_1 nS_3 nvdd nvbp nvbn m_not
xS3B2 nS3B_2 nS_3 nvdd nvbp nvbn m_not
xS3B3 nS3B_3 nS_3 nvdd nvbp nvbn m_not
xS3B4 nS3B_4 nS_3 nvdd nvbp nvbn m_not
xS4B0 nS4B_0 nS_4 nvdd nvbp nvbn m_not
xS4B1 nS4B_1 nS_4 nvdd nvbp nvbn m_not
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xS4B2 nS4B_2 nS_4 nvdd nvbp nvbn m_not
xS4B3 nS4B_3 nS_4 nvdd nvbp nvbn m_not
xS4B4 nS4B_4 nS_4 nvdd nvbp nvbn m_not
xS5B0 nS5B_0 nS_5 nvdd nvbp nvbn m_not
xS5B1 nS5B_1 nS_5 nvdd nvbp nvbn m_not
xS5B2 nS5B_2 nS_5 nvdd nvbp nvbn m_not
xS5B3 nS5B_3 nS_5 nvdd nvbp nvbn m_not
xS5B4 nS5B_4 nS_5 nvdd nvbp nvbn m_not
xS6B0 nS6B_0 nS_6 nvdd nvbp nvbn m_not
xS6B1 nS6B_1 nS_6 nvdd nvbp nvbn m_not
xS6B2 nS6B_2 nS_6 nvdd nvbp nvbn m_not
xS6B3 nS6B_3 nS_6 nvdd nvbp nvbn m_not
xS6B4 nS6B_4 nS_6 nvdd nvbp nvbn m_not
xS7B0 nS7B_0 nS_7 nvdd nvbp nvbn m_not
xS7B1 nS7B_1 nS_7 nvdd nvbp nvbn m_not
xS7B2 nS7B_2 nS_7 nvdd nvbp nvbn m_not
xS7B3 nS7B_3 nS_7 nvdd nvbp nvbn m_not
xS7B4 nS7B_4 nS_7 nvdd nvbp nvbn m_not
xT0 nT_0 nS0B_0 nS1B_0 nS2B_0 nS_3 nvdd nvbp nvbn m_and4
xT1 nT_1 nS0B_1 nS1B_1 nS_2 nS3B_0 nvdd nvbp nvbn m_and4
xT2 nT_2 nS0B_2 nS_1 nS2B_1 nS3B_1 nvdd nvbp nvbn m_and4
xT3 nT_3 nS_0 nS1B_2 nS2B_2 nS3B_2 nvdd nvbp nvbn m_and4
xT4 nT_4 nS4B_0 nS5B_0 nS6B_0 nS_7 nvdd nvbp nvbn m_and4
xT5 nT_5 nS4B_1 nS5B_1 nS_6 nS7B_0 nvdd nvbp nvbn m_and4
xT6 nT_6 nS4B_2 nS_5 nS6B_1 nS7B_1 nvdd nvbp nvbn m_and4
xT7 nT_7 nS_4 nS5B_2 nS6B_2 nS7B_2 nvdd nvbp nvbn m_and4
xU0 nU_0 nT_0 nT_1 nT_2 nT_3 nvdd nvbp nvbn m_or4
xU1 nU_1 nT_4 nT_5 nT_6 nT_7 nvdd nvbp nvbn m_or4
xW0 nW_0 nS_4 nS5B_3 nS_6 nS7B_3 nU_0 nvdd nvbp nvbn m_and5
xW1 nW_1 nS_4 nS5B_4 nS6B_3 nS_7 nU_0 nvdd nvbp nvbn m_and5
xW2 nW_2 nS4B_3 nS_5 nS_6 nS7B_4 nU_0 nvdd nvbp nvbn m_and5
xW3 nW_3 nS4B_4 nS_5 nS6B_4 nS_7 nU_0 nvdd nvbp nvbn m_and5
xW4 nW_4 nS_0 nS1B_3 nS_2 nS3B_3 nU_1 nvdd nvbp nvbn m_and5
xW5 nW_5 nS_0 nS1B_4 nS2B_3 nS_3 nU_1 nvdd nvbp nvbn m_and5
xW6 nW_6 nS0B_3 nS_1 nS_2 nS3B_4 nU_1 nvdd nvbp nvbn m_and5
xW7 nW_7 nS0B_4 nS_1 nS2B_4 nS_3 nU_1 nvdd nvbp nvbn m_and5
xE0 nE_0 nW_0 nS_0 nvdd nvbp nvbn m_and
xE1 nE_1 nW_0 nS_1 nvdd nvbp nvbn m_and
xE2 nE_2 nW_0 nS_2 nvdd nvbp nvbn m_and
xE3 nE_3 nW_0 nS_3 nvdd nvbp nvbn m_and
xE4 nE_4 nW_1 nS_0 nvdd nvbp nvbn m_and
xE5 nE_5 nW_1 nS_1 nvdd nvbp nvbn m_and
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xE6 nE_6 nW_1 nS_2 nvdd nvbp nvbn m_and
xE7 nE_7 nW_1 nS_3 nvdd nvbp nvbn m_and
xE8 nE_8 nW_2 nS_0 nvdd nvbp nvbn m_and
xE9 nE_9 nW_2 nS_1 nvdd nvbp nvbn m_and
xE10 nE_10 nW_2 nS_2 nvdd nvbp nvbn m_and
xE11 nE_11 nW_2 nS_3 nvdd nvbp nvbn m_and
xE12 nE_12 nW_3 nS_0 nvdd nvbp nvbn m_and
xE13 nE_13 nW_3 nS_1 nvdd nvbp nvbn m_and
xE14 nE_14 nW_3 nS_2 nvdd nvbp nvbn m_and
xE15 nE_15 nW_3 nS_3 nvdd nvbp nvbn m_and
xE16 nE_16 nW_4 nS_4 nvdd nvbp nvbn m_and
xE17 nE_17 nW_4 nS_5 nvdd nvbp nvbn m_and
xE18 nE_18 nW_4 nS_6 nvdd nvbp nvbn m_and
xE19 nE_19 nW_4 nS_7 nvdd nvbp nvbn m_and
xE20 nE_20 nW_5 nS_4 nvdd nvbp nvbn m_and
xE21 nE_21 nW_5 nS_5 nvdd nvbp nvbn m_and
xE22 nE_22 nW_5 nS_6 nvdd nvbp nvbn m_and
xE23 nE_23 nW_5 nS_7 nvdd nvbp nvbn m_and
xE24 nE_24 nW_6 nS_4 nvdd nvbp nvbn m_and
xE25 nE_25 nW_6 nS_5 nvdd nvbp nvbn m_and
xE26 nE_26 nW_6 nS_6 nvdd nvbp nvbn m_and
xE27 nE_27 nW_6 nS_7 nvdd nvbp nvbn m_and
xE28 nE_28 nW_7 nS_4 nvdd nvbp nvbn m_and
xE29 nE_29 nW_7 nS_5 nvdd nvbp nvbn m_and
xE30 nE_30 nW_7 nS_6 nvdd nvbp nvbn m_and
xE31 nE_31 nW_7 nS_7 nvdd nvbp nvbn m_and
xOD0 nOD_0 nID_0 nE_0 nvdd nvbp nvbn m_xor
xOD1 nOD_1 nID_1 nE_1 nvdd nvbp nvbn m_xor
xOD2 nOD_2 nID_2 nE_2 nvdd nvbp nvbn m_xor
xOD3 nOD_3 nID_3 nE_3 nvdd nvbp nvbn m_xor
xOD4 nOD_4 nID_4 nE_4 nvdd nvbp nvbn m_xor
xOD5 nOD_5 nID_5 nE_5 nvdd nvbp nvbn m_xor
xOD6 nOD_6 nID_6 nE_6 nvdd nvbp nvbn m_xor
xOD7 nOD_7 nID_7 nE_7 nvdd nvbp nvbn m_xor
xOD8 nOD_8 nID_8 nE_8 nvdd nvbp nvbn m_xor
xOD9 nOD_9 nID_9 nE_9 nvdd nvbp nvbn m_xor
xOD10 nOD_10 nID_10 nE_10 nvdd nvbp nvbn m_xor
xOD11 nOD_11 nID_11 nE_11 nvdd nvbp nvbn m_xor
xOD12 nOD_12 nID_12 nE_12 nvdd nvbp nvbn m_xor
xOD13 nOD_13 nID_13 nE_13 nvdd nvbp nvbn m_xor
xOD14 nOD_14 nID_14 nE_14 nvdd nvbp nvbn m_xor
xOD15 nOD_15 nID_15 nE_15 nvdd nvbp nvbn m_xor
xOD16 nOD_16 nID_16 nE_16 nvdd nvbp nvbn m_xor
xOD17 nOD_17 nID_17 nE_17 nvdd nvbp nvbn m_xor
xOD18 nOD_18 nID_18 nE_18 nvdd nvbp nvbn m_xor
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xOD19 nOD_19 nID_19 nE_19 nvdd nvbp nvbn m_xor
xOD20 nOD_20 nID_20 nE_20 nvdd nvbp nvbn m_xor
xOD21 nOD_21 nID_21 nE_21 nvdd nvbp nvbn m_xor
xOD22 nOD_22 nID_22 nE_22 nvdd nvbp nvbn m_xor
xOD23 nOD_23 nID_23 nE_23 nvdd nvbp nvbn m_xor
xOD24 nOD_24 nID_24 nE_24 nvdd nvbp nvbn m_xor
xOD25 nOD_25 nID_25 nE_25 nvdd nvbp nvbn m_xor
xOD26 nOD_26 nID_26 nE_26 nvdd nvbp nvbn m_xor
xOD27 nOD_27 nID_27 nE_27 nvdd nvbp nvbn m_xor
xOD28 nOD_28 nID_28 nE_28 nvdd nvbp nvbn m_xor
xOD29 nOD_29 nID_29 nE_29 nvdd nvbp nvbn m_xor
xOD30 nOD_30 nID_30 nE_30 nvdd nvbp nvbn m_xor
xOD31 nOD_31 nID_31 nE_31 nvdd nvbp nvbn m_xor
.ends

x_syndrome ns_7 ns_6 ns_5 ns_4 ns_3 ns_2 ns_1 ns_0 nr nic_7 nic_6 nic_5 nic_4 nic_3 nic_2
nic_1 nic_0 nid_31 nid_30 nid_29 nid_28 nid_27 nid_26 nid_25 nid_24 nid_23 nid_22 nid_21
nid_20 nid_19 nid_18 nid_17 nid_16 nid_15 nid_14 nid_13 nid_12 nid_11 nid_10 nid_9
nid_8 nid_7 nid_6 nid_5 nid_4 nid_3 nid_2 nid_1 nid_0 nvpp nvbp nvbn m_syndrome

x_correction nod_31 nod_30 nod_29 nod_28 nod_27 nod_26 nod_25 nod_24 nod_23 nod_22
nod_21 nod_20 nod_19 nod_18 nod_17 nod_16 nod_15 nod_14 nod_13 nod_12 nod_11
nod_10 nod_9 nod_8 nod_7 nod_6 nod_5 nod_4 nod_3 nod_2 nod_1 nod_0 ns_7 ns_6 ns_5
ns_4 ns_3 ns_2 ns_1 ns_0 nid_31 nid_30 nid_29 nid_28 nid_27 nid_26 nid_25 nid_24 nid_23
nid_22 nid_21 nid_20 nid_19 nid_18 nid_17 nid_16 nid_15 nid_14 nid_13 nid_12 nid_11
nid_10 nid_9 nid_8 nid_7 nid_6 nid_5 nid_4 nid_3 nid_2 nid_1 nid_0 nvpp nvbp nvbn
m_correction

* input
vid0 nid_0 0
vid1 nid_1 0
vid2 nid_2 0
vid3 nid_3 0
vid4 nid_4 0
vid5 nid_5 0
vid6 nid_6 0
vid7 nid_7 0
vid8 nid_8 0
vid9 nid_9 0
vid10 nid_10 0
vid11 nid_11 0
vid12 nid_12 0

pulse(1 0 20n 1p 1p 20n 40n)
dc 0
dc 0
dc 0
dc 0
dc 0
dc 0
dc 0
dc 0
dc 0
dc 0
dc 0
dc 0
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vid13
vid14
vid15
vid16
vid17
vid18
vid19
vid20
vid21
vid22
vid23
vid24
vid25
vid26
vid27
vid28
vid29
vid30
vid31

nid_13 0
nid_14 0
nid_15 0
nid_16 0
nid_17 0
nid_18 0
nid_19 0
nid_20 0
nid_21 0
nid_22 0
nid_23 0
nid_24 0
nid_25 0
nid_26 0
nid_27 0
nid_28 0
nid_29 0
nid_30 0
nid_31 0

dc 0
dc 0
dc 0
dc 0
dc 0
dc 0
dc 0
dc 0
dc 0
dc 0
dc 0
dc 0
dc 0
dc 0
dc 0
dc 0
dc 0
dc 0
dc 0

vic0
vic1
vic2
vic3
vic4
vic5
vic6
vic7

nic_0
nic_1
nic_2
nic_3
nic_4
nic_5
nic_6
nic_7

0
0
0
0
0
0
0
0

dc 0
dc 0
dc 0
dc 0
dc 0
dc 0
dc 0
dc 0

vr

nr 0

dc 1

* analysis
.tran 1p 50n
.option post
.end
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(Netlists of various implementations of 64-input AND logic)
filename: and_64.sp
**** and logic w/ 64 inputs
.include "./lib/gpdk45nm.m"
* parameters
.param rn1 = agauss(0, 15, 1)
.param rn2 = agauss(0, 5, 1)
.param rn3 = agauss(0, 5, 1)
*.param tr1 = rn1
.param tr1 = 0
.param tr2 = 'tr1 + rn2'
.param tr3 = 'tr2 + rn3'
.param volt_p = 2
.param volt_s = 1
.param vbn = 0
.param vbp = 'volt_p - vbn'
.param wlp = 180n
.param wln = 90n
.param ld = 45n
.param ll = 45n

**** inverter/not, size = 300
.subckt m_not ny na nvdd nvbp nvbn t=0
mp1 ny na nvdd nvbp
pmos_vtl
w=210n l=ld DTEMP=t
mn1 ny na 0 nvbn
nmos_vtl
w=90n l=ld DTEMP=t
.ends

**** 2-input nand, size = 630
.subckt m_nand ny na nb nvdd nvbp nvbn t=0
mp1 ny na nvdd nvbp
pmos_vtl
w=180n l=ld DTEMP=t
mp2 ny nb nvdd nvbp
pmos_vtl
w=180n l=ld DTEMP=t
mn1 ny na n1 nvbn
nmos_vtl
w=135n l=ld DTEMP=t
mn2 n1 nb 0 nvbn
nmos_vtl
w=135n l=ld DTEMP=t
.ends

**** 2-input and, size = 930
.subckt m_and ny na nb nvdd nvbp nvbn tr=0
x_nand n1 na nb nvdd nvbp nvbn m_nand t=tr
x_not ny n1 nvdd nvbp nvbn m_not t=tr
.ends
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**** 3-input nand, size = 990
.subckt m_nand3 ny na nb nc nvdd nvbp nvbn wp=180n wn=150n t=0
mp1 ny na nvdd nvbp
pmos_vtl
w=wp l=ld DTEMP=t
mp2 ny nb nvdd nvbp
pmos_vtl
w=wp l=ld DTEMP=t
mp3 ny nc nvdd nvbp
pmos_vtl
w=wp l=ld DTEMP=t
mn1 ny na n1 nvbn
nmos_vtl
w=wn l=ld DTEMP=t
mn2 n1 nb n2 nvbn
nmos_vtl
w=wn l=ld DTEMP=t
mn3 n2 nc 0 nvbn
nmos_vtl
w=wn l=ld DTEMP=t
.ends

**** 4-input nand, size = 1440
.subckt m_nand4 ny na nb nc nd nvdd nvbp nvbn t=0
mp1 ny na nvdd nvbp
pmos_vtl
w=180n l=ld DTEMP=t
mp2 ny nb nvdd nvbp
pmos_vtl
w=180n l=ld DTEMP=t
mp3 ny nc nvdd nvbp
pmos_vtl
w=180n l=ld DTEMP=t
mp4 ny nd nvdd nvbp
pmos_vtl
w=180n l=ld DTEMP=t
mn1 ny na n1 nvbn
nmos_vtl
w=180n l=ld DTEMP=t
mn2 n1 nb n2 nvbn
nmos_vtl
w=180n l=ld DTEMP=t
mn3 n2 nc n3 nvbn
nmos_vtl
w=180n l=ld DTEMP=t
mn4 n3 nd 0 nvbn
nmos_vtl
w=180n l=ld DTEMP=t
.ends

**** 4-input and, size = 1740
.subckt m_and4 ny na nb nc nd nvdd nvbp nvbn tr=0
x_nand4 n1 na nb nc nd nvdd nvbp nvbn m_nand4 t=tr
x_not ny n1 nvdd nvbp nvbn m_not t=tr
* x_and1 n1 na nb nvdd nvbp nvbn m_and t=tr
* x_and2 n2 nc nd nvdd nvbp nvbn m_and t=tr
* x_and3 ny n1 n2 nvdd nvbp nvbn m_and t=tr
.ends

.subckt m_nor ny na nb nvdd nvbp nvbn wp=420n wn=90n t=0
mp1 n1 na nvdd nvbp
pmos_vtl
w=wp l=ld DTEMP=t
mp2 ny nb n1 nvbp
pmos_vtl
w=wp l=ld DTEMP=t
mn1 ny na 0 nvbn
nmos_vtl
w=wn l=ld DTEMP=t
mn2 ny nb 0 nvbn
nmos_vtl
w=wn l=ld DTEMP=t
.ends

.subckt m_nor4 ny na nb nc nd nvdd nvbp nvbn wp=630n wn=90n t=0
mp1 n1 na nvdd nvbp
pmos_vtl
w=wp l=ld DTEMP=t
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mp2
mp3
mp4
mn1
mn2
mn3
mn4
.ends

n2 nb n1 nvbp
n3 nc n2 nvbp
ny nd n3 nvbp
ny na 0 nvbn
ny nb 0 nvbn
ny nc 0 nvbn
ny nd 0 nvbn

pmos_vtl
pmos_vtl
pmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl

w=wp
w=wp
w=wp
w=wn
w=wn
w=wn
w=wn

l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld

DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t

.subckt m_nand8 nny ni1 ni2 ni3 ni4 ni5 ni6 ni7 ni8 nvdd nvbp nvbn t=0
m1
nny ni1 nvdd nvbp
pmos_vtl
w=210n l=ld DTEMP=t
m2
nny ni2 nvdd nvbp
pmos_vtl
w=210n l=ld DTEMP=t
m3
nny ni3 nvdd nvbp
pmos_vtl
w=210n l=ld DTEMP=t
m4
nny ni4 nvdd nvbp
pmos_vtl
w=210n l=ld DTEMP=t
m5
nny ni5 nvdd nvbp
pmos_vtl
w=210n l=ld DTEMP=t
m6
nny ni6 nvdd nvbp
pmos_vtl
w=210n l=ld DTEMP=t
m7
nny ni7 nvdd nvbp
pmos_vtl
w=210n l=ld DTEMP=t
m8
nny ni8 nvdd nvbp
pmos_vtl
w=210n l=ld DTEMP=t
m9
m10
m11
m12
m13
m14
m15
m16
*
*m17
*m18
.ends

nny ni1 n1 0
n1 ni2 n2 0
n2 ni3 n3 0
n3 ni4 n4 0
n4 ni5 n5 0
n5 ni6 n6 0
n6 ni7 n7 0
n7 ni8 0 0

nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl

w=405n
w=405n
w=405n
w=405n
w=405n
w=405n
w=405n
w=405n

l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld

DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t

ny nny nvdd nvdd
pmos_vtl
w=210n l=ld DTEMP=t
ny nny 0 0
nmos_vtl
w=90n l=ld DTEMP=t

.subckt m_nor8 nny ni1 ni2 ni3 ni4 ni5 ni6 ni7 ni8 nvdd nvbp nvbn t=0
m1
n1 ni1 nvdd nvbp
pmos_vtl
w=2400n
l=ld DTEMP=t
m2
n2 ni2 n1 nvbp
pmos_vtl
w=2400n
l=ld DTEMP=t
m3
n3 ni3 n2 nvbp
pmos_vtl
w=2400n
l=ld DTEMP=t
m4
n4 ni4 n3 nvbp
pmos_vtl
w=2400n
l=ld DTEMP=t
m5
n5 ni5 n4 nvbp
pmos_vtl
w=2400n
l=ld DTEMP=t
m6
n6 ni6 n5 nvbp
pmos_vtl
w=2400n
l=ld DTEMP=t
m7
n7 ni7 n6 nvbp
pmos_vtl
w=2400n
l=ld DTEMP=t
m8
nny ni8 n7 nvbp
pmos_vtl
w=2400n
l=ld DTEMP=t
m9
m10

nny ni1 0 nvbn
nny ni2 0 nvbn

nmos_vtl
nmos_vtl
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w=90n l=ld
w=90n l=ld

DTEMP=t
DTEMP=t

m11
m12
m13
m14
m15
m16
.ends

nny ni3 0 nvbn
nny ni4 0 nvbn
nny ni5 0 nvbn
nny ni6 0 nvbn
nny ni7
0 nvbn
nny ni8
0 nvbn

nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl

w=90n l=ld
w=90n l=ld
w=90n l=ld
w=90n l=ld
w=90n l=ld
w=90n l=ld

DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t

xnor8_test1 ny_test1 ni 0 0 0 0 0 0 0 nvpp_1 nvpp_1 nvbn m_nor8 t=0

.subckt m_nand16 nny ni1 ni2 ni3 ni4 ni5 ni6 ni7 ni8 ni9 ni10 ni11 ni12 ni13 ni14 ni15 ni16
nvdd nvbp nvbn t=0
m1
nny ni1 nvdd nvbp pmos_vtl
w=420n
l=ld DTEMP=t
m2
nny ni2 nvdd nvbp pmos_vtl
w=420n
l=ld DTEMP=t
m3
nny ni3 nvdd nvbp pmos_vtl
w=420n
l=ld DTEMP=t
m4
nny ni4 nvdd nvbp pmos_vtl
w=420n
l=ld DTEMP=t
m5
nny ni5 nvdd nvbp pmos_vtl
w=420n
l=ld DTEMP=t
m6
nny ni6 nvdd nvbp pmos_vtl
w=420n
l=ld DTEMP=t
m7
nny ni7 nvdd nvbp pmos_vtl
w=420n
l=ld DTEMP=t
m8
nny ni8 nvdd nvbp pmos_vtl
w=420n
l=ld DTEMP=t
m9
nny ni9 nvdd nvbp pmos_vtl
w=420n
l=ld DTEMP=t
m10 nny ni10 nvdd nvbp pmos_vtl
w=420n
l=ld DTEMP=t
m11 nny ni11 nvdd nvbp pmos_vtl
w=420n
l=ld DTEMP=t
m12 nny ni12 nvdd nvbp pmos_vtl
w=420n
l=ld DTEMP=t
m13 nny ni13 nvdd nvbp pmos_vtl
w=420n
l=ld DTEMP=t
m14 nny ni14 nvdd nvbp pmos_vtl
w=420n
l=ld DTEMP=t
m15 nny ni15 nvdd nvbp pmos_vtl
w=420n
l=ld DTEMP=t
m16 nny ni16 nvdd nvbp pmos_vtl
w=420n
l=ld DTEMP=t
m17
m18
m19
m20
m21
m22
m23
m24
m25
m26
m27
m28
m29
m30
m31
m32

nny ni1 n1 nvbn
n1 ni2 n2 nvbn
n2 ni3 n3 nvbn
n3 ni4 n4 nvbn
n4 ni5 n5 nvbn
n5 ni6 n6 nvbn
n6 ni7 n7 nvbn
n7 ni8 n8 nvbn
n8 ni9 n9 nvbn
n9 ni10 n10 nvbn
n10 ni11 n11 nvbn
n11 ni12 n12 nvbn
n12 ni13 n13 nvbn
n13 ni14 n14 nvbn
n14 ni15 n15 nvbn
n15 ni16 0 nvbn

nmos_vtl
w=1440n
nmos_vtl
w=1440n
nmos_vtl
w=1440n
nmos_vtl
w=1440n
nmos_vtl
w=1440n
nmos_vtl
w=1440n
nmos_vtl
w=1440n
nmos_vtl
w=1440n
nmos_vtl
w=1440n
nmos_vtl
w=1440n
l=ld
nmos_vtl
w=1440n
l=ld
nmos_vtl
w=1440n
l=ld
nmos_vtl
w=1440n
l=ld
nmos_vtl
w=1440n
l=ld
nmos_vtl
w=1440n
l=ld
nmos_vtl
w=1440n
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l=ld DTEMP=t
l=ld DTEMP=t
l=ld DTEMP=t
l=ld DTEMP=t
l=ld DTEMP=t
l=ld DTEMP=t
l=ld DTEMP=t
l=ld DTEMP=t
l=ld DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
l=ld DTEMP=t

.ends
xnand16_test2 ny_test2 nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp
nvpp nvpp nvpp ni nvpp_2 nvpp_2 nvbn m_nand16 t=0

.subckt m_nand32 nny ni1 ni2 ni3 ni4 ni5 ni6 ni7 ni8 ni9 ni10 ni11 ni12 ni13 ni14 ni15 ni16
ni17 ni18 ni19 ni20 ni21 ni22 ni23 ni24 ni25 ni26 ni27 ni28 ni29 ni30 ni31 ni32 nvdd nvbp
nvbn t=0
m1
nny ni1 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m2
nny ni2 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m3
nny ni3 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m4
nny ni4 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m5
nny ni5 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m6
nny ni6 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m7
nny ni7 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m8
nny ni8 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m9
nny ni9 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m10 nny ni10 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m11 nny ni11 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m12 nny ni12 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m13 nny ni13 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m14 nny ni14 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m15 nny ni15 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m16 nny ni16 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m17 nny ni17 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m18 nny ni18 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m19 nny ni19 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m20 nny ni20 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m21 nny ni21 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m22 nny ni22 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m23 nny ni23 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m24 nny ni24 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m25 nny ni25 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m26 nny ni26 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m27 nny ni27 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m28 nny ni28 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m29 nny ni29 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m30 nny ni30 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m31 nny ni31 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m32 nny ni32 nvdd nvbp pmos_vtl
w=630n
l=ld DTEMP=t
m33
m34
m35
m36

nny ni1 n1 nvbn
n1 ni2 n2 nvbn
n2 ni3 n3 nvbn
n3 ni4 n4 nvbn

nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
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w=3600n
w=3600n
w=3600n
w=3600n

l=ld
l=ld
l=ld
l=ld

DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t

m37
m38
m39
m40
m41
m42
m43
m44
m45
m46
m47
m48
m49
m50
m51
m52
m53
m54
m55
m56
m57
m58
m59
m60
m61
m62
m63
m64
.ends

n4 ni5 n5 nvbn
n5 ni6 n6 nvbn
n6 ni7 n7 nvbn
n7 ni8 n8 nvbn
n8 ni9 n9 nvbn
n9 ni10 n10 nvbn
n10 ni11 n11 nvbn
n11 ni12 n12 nvbn
n12 ni13 n13 nvbn
n13 ni14 n14 nvbn
n14 ni15 n15 nvbn
n15 ni16 n16 nvbn
n16 ni17 n17 nvbn
n17 ni18 n18 nvbn
n18 ni19 n19 nvbn
n19 ni20 n20 nvbn
n20 ni21 n21 nvbn
n21 ni22 n22 nvbn
n22 ni23 n23 nvbn
n23 ni24 n24 nvbn
n24 ni25 n25 nvbn
n25 ni26 n26 nvbn
n26 ni27 n27 nvbn
n27 ni28 n28 nvbn
n28 ni29 n29 nvbn
n29 ni30 n30 nvbn
n30 ni31 n31 nvbn
n31 ni32 0 nvbn

nmos_vtl
w=3600n
nmos_vtl
w=3600n
nmos_vtl
w=3600n
nmos_vtl
w=3600n
nmos_vtl
w=3600n
nmos_vtl
w=3600n
l=ld
nmos_vtl
w=3600n
l=ld
nmos_vtl
w=3600n
l=ld
nmos_vtl
w=3600n
l=ld
nmos_vtl
w=3600n
l=ld
nmos_vtl
w=3600n
l=ld
nmos_vtl
w=3600n
l=ld
nmos_vtl
w=3600n
l=ld
nmos_vtl
w=3600n
l=ld
nmos_vtl
w=3600n
l=ld
nmos_vtl
w=3600n
l=ld
nmos_vtl
w=3600n
l=ld
nmos_vtl
w=3600n
l=ld
nmos_vtl
w=3600n
l=ld
nmos_vtl
w=3600n
l=ld
nmos_vtl
w=3600n
l=ld
nmos_vtl
w=3600n
l=ld
nmos_vtl
w=3600n
l=ld
nmos_vtl
w=3600n
l=ld
nmos_vtl
w=3600n
l=ld
nmos_vtl
w=3600n
l=ld
nmos_vtl
w=3600n
l=ld
nmos_vtl
w=3600n

l=ld DTEMP=t
l=ld DTEMP=t
l=ld DTEMP=t
l=ld DTEMP=t
l=ld DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
l=ld DTEMP=t

xnand32_test3 ny_test3 nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp
nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp ni nvpp nvpp nvpp
nvpp nvpp nvpp nvpp_3 nvpp_3 nvbn m_nand32 t=0

.subckt m_nand64 nny ni1 ni2 ni3 ni4 ni5 ni6 ni7 ni8 ni9 ni10 ni11 ni12 ni13 ni14 ni15 ni16
ni17 ni18 ni19 ni20 ni21 ni22 ni23 ni24 ni25 ni26 ni27 ni28 ni29 ni30 ni31 ni32 ni33 ni34
ni35 ni36 ni37 ni38 ni39 ni40 ni41 ni42 ni43 ni44 ni45 ni46 ni47 ni48 ni49 ni50 ni51 ni52
ni53 ni54 ni55 ni56 ni57 ni58 ni59 ni60 ni61 ni62 ni63 ni64 nvdd nvbp nvbn t=0
mp1 nny ni1 nvdd nvbp pmos_vtl
w=1680n
l=ld DTEMP=t
mp2 nny ni2 nvdd nvbp pmos_vtl
w=1680n
l=ld DTEMP=t
mp3 nny ni3 nvdd nvbp pmos_vtl
w=1680n
l=ld DTEMP=t
mp4 nny ni4 nvdd nvbp pmos_vtl
w=1680n
l=ld DTEMP=t
mp5 nny ni5 nvdd nvbp pmos_vtl
w=1680n
l=ld DTEMP=t
mp6 nny ni6 nvdd nvbp pmos_vtl
w=1680n
l=ld DTEMP=t
mp7 nny ni7 nvdd nvbp pmos_vtl
w=1680n
l=ld DTEMP=t
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mp8
mp9
mp10
mp11
mp12
mp13
mp14
mp15
mp16

nny ni8 nvdd nvbp
nny ni9 nvdd nvbp
nny ni10 nvdd nvbp
nny ni11 nvdd nvbp
nny ni12 nvdd nvbp
nny ni13 nvdd nvbp
nny ni14 nvdd nvbp
nny ni15 nvdd nvbp
nny ni16 nvdd nvbp

pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl

w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n

l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld

DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t

mp17
mp18
mp19
mp20
mp21
mp22
mp23
mp24
mp25
mp26
mp27
mp28
mp29
mp30
mp31
mp32

nny ni17 nvdd nvbp
nny ni18 nvdd nvbp
nny ni19 nvdd nvbp
nny ni20 nvdd nvbp
nny ni21 nvdd nvbp
nny ni22 nvdd nvbp
nny ni23 nvdd nvbp
nny ni24 nvdd nvbp
nny ni25 nvdd nvbp
nny ni26 nvdd nvbp
nny ni27 nvdd nvbp
nny ni28 nvdd nvbp
nny ni29 nvdd nvbp
nny ni30 nvdd nvbp
nny ni31 nvdd nvbp
nny ni32 nvdd nvbp

pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl

w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n

l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld

DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t

mp33
mp34
mp35
mp36
mp37
mp38
mp39
mp40
mp41
mp42
mp43
mp44
mp45
mp46
mp47
mp48

nny ni33 nvdd nvbp
nny ni34 nvdd nvbp
nny ni35 nvdd nvbp
nny ni36 nvdd nvbp
nny ni37 nvdd nvbp
nny ni38 nvdd nvbp
nny ni39 nvdd nvbp
nny ni40 nvdd nvbp
nny ni41 nvdd nvbp
nny ni42 nvdd nvbp
nny ni43 nvdd nvbp
nny ni44 nvdd nvbp
nny ni45 nvdd nvbp
nny ni46 nvdd nvbp
nny ni47 nvdd nvbp
nny ni48 nvdd nvbp

pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl

w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n

l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld

DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t

mp49 nny ni49 nvdd nvbp pmos_vtl
mp50 nny ni50 nvdd nvbp pmos_vtl

w=1680n
w=1680n

l=ld
l=ld

DTEMP=t
DTEMP=t
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mp51
mp52
mp53
mp54
mp55
mp56
mp57
mp58
mp59
mp60
mp61
mp62
mp63
mp64

nny ni51 nvdd nvbp
nny ni52 nvdd nvbp
nny ni53 nvdd nvbp
nny ni54 nvdd nvbp
nny ni55 nvdd nvbp
nny ni56 nvdd nvbp
nny ni57 nvdd nvbp
nny ni58 nvdd nvbp
nny ni59 nvdd nvbp
nny ni60 nvdd nvbp
nny ni61 nvdd nvbp
nny ni62 nvdd nvbp
nny ni63 nvdd nvbp
nny ni64 nvdd nvbp

pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl
pmos_vtl

w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n
w=1680n

mn1
mn2
mn3
mn4
mn5
mn6
mn7
mn8
mn9
mn10
mn11
mn12
mn13
mn14
mn15
mn16

nny ni1 n1 nvbn
n1 ni2 n2 nvbn
n2 ni3 n3 nvbn
n3 ni4 n4 nvbn
n4 ni5 n5 nvbn
n5 ni6 n6 nvbn
n6 ni7 n7 nvbn
n7 ni8 n8 nvbn
n8 ni9 n9 nvbn
n9 ni10 n10 nvbn
n10 ni11 n11 nvb
n11 ni12 n12 nvb
n12 ni13 n13 nvb
n13 ni14 n14 nvb
n14 ni15 n15 nvb
n15 ni16 n16 nvb

nmos_vtl
w=2880n
nmos_vtl
w=2880n
nmos_vtl
w=2880n
nmos_vtl
w=2880n
nmos_vtl
w=2880n
nmos_vtl
w=2880n
nmos_vtl
w=2880n
nmos_vtl
w=2880n
nmos_vtl
w=2880n
nmos_vtl
w=2880n
l=ld
nmos_vtl
w=2880n
l=ld
nmos_vtl
w=2880n
l=ld
nmos_vtl
w=2880n
l=ld
nmos_vtl
w=2880n
l=ld
nmos_vtl
w=2880n
l=ld
nmos_vtl
w=2880n
l=ld

l=ld DTEMP=t
l=ld DTEMP=t
l=ld DTEMP=t
l=ld DTEMP=t
l=ld DTEMP=t
l=ld DTEMP=t
l=ld DTEMP=t
l=ld DTEMP=t
l=ld DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t

mn17
mn18
mn19
mn20
mn21
mn22
mn23
mn24
mn25
mn26
mn27
mn28
mn29
mn30

n16 ni17 n17 nvb
n17 ni18 n18 nvb
n18 ni19 n19 nvb
n19 ni20 n20 nvb
n20 ni21 n21 nvb
n21 ni22 n22 nvb
n22 ni23 n23 nvb
n23 ni24 n24 nvb
n24 ni25 n25 nvb
n25 ni26 n26 nvb
n26 ni27 n27 nvb
n27 ni28 n28 nvb
n28 ni29 n29 nvb
n29 ni30 n30 nvb

nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl

DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t

w=2880n
w=2880n
w=2880n
w=2880n
w=2880n
w=2880n
w=2880n
w=2880n
w=2880n
w=2880n
w=2880n
w=2880n
w=2880n
w=2880n
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l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld

l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld

DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t

mn31 n30 ni31 n31 nvb
mn32 n31 ni32 n32 nvb

nmos_vtl
nmos_vtl

w=2880n
w=2880n

l=ld
l=ld

DTEMP=t
DTEMP=t

mn33
mn34
mn35
mn36
mn37
mn38
mn39
mn40
mn41
mn42
mn43
mn44
mn45
mn46
mn47
mn48

n32 ni33 n33 nvb
n33 ni34 n34 nvb
n34 ni35 n35 nvb
n35 ni36 n36 nvb
n36 ni37 n37 nvb
n37 ni38 n38 nvb
n38 ni39 n39 nvb
n39 ni40 n40 nvb
n40 ni41 n41 nvb
n41 ni42 n42 nvb
n42 ni43 n43 nvb
n43 ni44 n44 nvb
n44 ni45 n45 nvb
n45 ni46 n46 nvb
n46 ni47 n47 nvb
n47 ni48 n48 nvb

nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl
nmos_vtl

w=2880n
w=2880n
w=2880n
w=2880n
w=2880n
w=2880n
w=2880n
w=2880n
w=2880n
w=2880n
w=2880n
w=2880n
w=2880n
w=2880n
w=2880n
w=2880n

l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld
l=ld

DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t

mn49
mn50
mn51
mn52
mn53
mn54
mn55
mn56
mn57
mn58
mn59
mn60
mn61
mn62
mn63
mn64
.ends

n48 ni49 n49 nvb
n49 ni50 n50 nvb
n50 ni51 n51 nvb
n51 ni52 n52 nvb
n52 ni53 n53 nvb
n53 ni54 n54 nvb
n54 ni55 n55 nvb
n55 ni56 n56 nvb
n56 ni57 n57 nvb
n57 ni58 n58 nvb
n58 ni59 n59 nvb
n59 ni60 n60 nvb
n60 ni61 n61 nvb
n61 ni62 n62 nvb
n62 ni63 n63 nvb
n63 ni64 0 nvbn

nmos_vtl
w=2880n
l=ld
nmos_vtl
w=2880n
l=ld
nmos_vtl
w=2880n
l=ld
nmos_vtl
w=2880n
l=ld
nmos_vtl
w=2880n
l=ld
nmos_vtl
w=2880n
l=ld
nmos_vtl
w=2880n
l=ld
nmos_vtl
w=2880n
l=ld
nmos_vtl
w=2880n
l=ld
nmos_vtl
w=2880n
l=ld
nmos_vtl
w=2880n
l=ld
nmos_vtl
w=2880n
l=ld
nmos_vtl
w=2880n
l=ld
nmos_vtl
w=2880n
l=ld
nmos_vtl
w=2880n
l=ld
nmos_vtl
w=2880n

DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
l=ld DTEMP=t

*xnand64_test4 ny_test4 nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp
nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp
nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp
nvpp nvpp nvpp nvpp nvpp nvpp nvpp ni6 nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp
nvpp nvpp_1 nvpp_1 nvbn m_nand64 t=0
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* ctat power
.subckt m_ctat nvpp nvdd nvbp nvbn t=0 r=700 wr=2160n
* r1 n1
0
1k
mp1 0 0 n1 nvbp pmos_vtl
w=180n l=ld DTEMP=t
mp2 n1 n1 nvdd nvbp pmos_vtl
w=180n l=ld DTEMP=t
mp3 n2 n1 nvdd nvbp pmos_vtl
w=180n l=ld DTEMP=t
* r2 nvdd n3
4k
mp4 n3 n3 nvdd nvbp pmos_vtl
w=180n l=ld DTEMP=t
mp5 n4 n4 n3 nvbp pmos_vtl
w=180n l=ld DTEMP=t
mp6 n5 n5 n4 nvbp pmos_vtl
w=180n l=ld DTEMP=t
mp7 n6 n4 nvdd nvbp pmos_vtl
w=720n l=ld DTEMP=t
mp8 n7 n5 nvdd nvbp pmos_vtl
w=180n l=ld DTEMP=t
r3
nvdd nvpp r
* mp9 nvpp nvpp nvdd nvbp pmos_vtl
w=1080n l=ld DTEMP=t
mn1
mn2
mn3
mn4
mn5
mn6
.ends

n2 n2 0 nvbn nmos_vtl
n5 n2 0 nvbn nmos_vtl
n6 n6 0 nvbn nmos_vtl
n7 n6 0 nvbn nmos_vtl
n7 n7 0 nvbn nmos_vtl
nvpp n7 0 nvbn nmos_vtl

w=90n l=ld
w=360n l=ld
w=90n l=ld
w=90n l=ld
w=90n l=ld
w=wr l=ld

DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t
DTEMP=t

** netlist
* fan in = 64, gate level = 1

* fan in = 32, gate level = 2
** nand32-nor
*xnand32_9_1 n9_1 nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp
nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp ni nvpp nvpp nvpp nvpp
nvpp nvpp
nvpp_2 nvpp_2 nvbn m_nand32 t=tr1
*xnand32_9_2 n9_2 nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp
nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp
nvpp nvpp
nvpp_2 nvpp_2 nvbn m_nand32 t=tr1
*xnor_9_1
ny3 n9_1 n9_2
nvpp_2 nvpp_2 nvbn m_nor t=tr1
*
*
** and32-and
*xnand32_10_1
n10_1 nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp
nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp ni nvpp nvpp
nvpp nvpp nvpp nvpp
nvpp_3 nvpp_3 nvbn m_nand32 t=tr1
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*xnand32_10_2
n10_2 nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp
nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp
nvpp nvpp nvpp nvpp
nvpp_3 nvpp_3 nvbn m_nand32 t=tr1
*xnot_10_1 n10_3 n10_1
nvpp_3 nvpp_3 nvbn m_not t=tr1
*xnot_10_2 n10_4 n10_2
nvpp_3 nvpp_3 nvbn m_not t=tr1
*xnand_10_1 nny10 n10_3 n10_4
nvpp_3 nvpp_3 nvbn m_nand t=tr1
*xnot_10_3 ny4 nny10
nvpp_3 nvpp_3 nvbn m_not t=tr1
*
*
** and-and32
*xand_11_1 n11_1 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_2 n11_2 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_3 n11_3 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_4 n11_4 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_5 n11_5 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_6 n11_6 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_7 n11_7 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_8 n11_8 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_9 n11_9 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_10 n11_10 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_11 n11_11 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_12 n11_12 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_13 n11_13 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_14 n11_14 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_15 n11_15 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_16 n11_16 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_17 n11_17 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_18 n11_18 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_19 n11_19 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_20 n11_20 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_21 n11_21 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_22 n11_22 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_23 n11_23 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_24 n11_24 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_25 n11_25 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_26 n11_26 nvpp ni
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_27 n11_27 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_28 n11_28 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_29 n11_29 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_30 n11_30 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_31 n11_31 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xand_11_32 n11_32 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and t=tr1
*xnand32_11_1
nny11 n11_1 n11_2 n11_3 n11_4 n11_5 n11_6 n11_7 n11_8 n11_9
n11_10 n11_11 n11_12 n11_13 n11_14 n11_15 n11_16 n11_17 n11_18 n11_19 n11_20
n11_21 n11_22 n11_23 n11_24 n11_25 n11_26 n11_27 n11_28 n11_29 n11_30 n11_31
n11_32
nvpp_1 nvpp_1 nvbn m_nand32 t=tr1
79

*xnot_11_1 ny2 nny11
nvpp_1 nvpp_1 nvbn m_not t=tr1
*
*
** fan in = 16, gate level = 3
** nand16-nor4
*xnand16_12_1
n12_1 nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp
nvpp nvpp nvpp nvpp nvpp nvpp_2 nvpp_2 nvbn m_nand16 t=tr1
*xnand16_12_2
n12_2 nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp
nvpp nvpp nvpp nvpp nvpp nvpp_2 nvpp_2 nvbn m_nand16 t=tr1
*xnand16_12_3
n12_3 nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp
nvpp nvpp nvpp nvpp nvpp nvpp_2 nvpp_2 nvbn m_nand16 t=tr1
*xnand16_12_4
n12_4 nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp ni nvpp nvpp
nvpp nvpp nvpp nvpp
nvpp_2 nvpp_2 nvbn m_nand16 t=tr1
*xnor4_12_1 ny3 n12_1 n12_2 n12_3 n12_4
nvpp_2 nvpp_2 nvbn m_nor4
t=tr1
*
*
** and16-and4
*xnand16_13_1
n13_1 nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp
nvpp nvpp nvpp nvpp nvpp nvpp_3 nvpp_3 nvbn m_nand16 t=tr1
*xnand16_13_2
n13_2 nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp
nvpp nvpp nvpp nvpp nvpp nvpp_3 nvpp_3 nvbn m_nand16 t=tr1
*xnand16_13_3
n13_3 nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp
nvpp nvpp nvpp nvpp nvpp nvpp_3 nvpp_3 nvbn m_nand16 t=tr1
*xnand16_13_4
n13_4 nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp ni nvpp nvpp
nvpp nvpp nvpp nvpp
nvpp_3 nvpp_3 nvbn m_nand16 t=tr1
*xnot_13_1 n13_5 n13_1
nvpp_3 nvpp_3 nvbn m_not t=tr1
*xnot_13_2 n13_6 n13_2
nvpp_3 nvpp_3 nvbn m_not t=tr1
*xnot_13_3 n13_7 n13_3
nvpp_3 nvpp_3 nvbn m_not t=tr1
*xnot_13_4 n13_8 n13_4
nvpp_3 nvpp_3 nvbn m_not t=tr1
*xnand4_13_1 nny13 n13_5 n13_6 n13_7 n13_8
nvpp_3 nvpp_3 nvbn m_nand4 t=tr1
*xnot_13_5 ny4 nny13
nvpp_3 nvpp_3 nvbn m_not t=tr1
*
*
* and4-and16
xand4_14_1 n14_1 nvpp nvpp nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and4 t=tr1
xand4_14_2 n14_2 nvpp nvpp nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and4 t=tr1
xand4_14_3 n14_3 nvpp nvpp nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and4 t=tr1
xand4_14_4 n14_4 nvpp nvpp nvpp nvpp nvpp_1 nvpp_1 nvbn m_and4 t=tr1
xand4_14_5 n14_5 nvpp nvpp nvpp nvpp nvpp_1 nvpp_1 nvbn m_and4 t=tr1
xand4_14_6 n14_6 nvpp nvpp nvpp nvpp nvpp_1 nvpp_1 nvbn m_and4 t=tr1
xand4_14_7 n14_7 nvpp nvpp nvpp nvpp nvpp_1 nvpp_1 nvbn m_and4 t=tr1
xand4_14_8 n14_8 nvpp nvpp nvpp nvpp nvpp_1 nvpp_1 nvbn m_and4 t=tr1
xand4_14_9 n14_9 nvpp nvpp nvpp nvpp nvpp_1 nvpp_1 nvbn m_and4 t=tr1
xand4_14_10 n14_10 nvpp nvpp nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and4 t=tr1
xand4_14_11 n14_11 nvpp nvpp nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and4 t=tr1
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xand4_14_12 n14_12 nvpp nvpp nvpp ni nvpp_1 nvpp_1 nvbn m_and4 t=tr1
xand4_14_13 n14_13 nvpp nvpp nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and4 t=tr1
xand4_14_14 n14_14 nvpp nvpp nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and4 t=tr1
xand4_14_15 n14_15 nvpp nvpp nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and4 t=tr1
xand4_14_16 n14_16 nvpp nvpp nvpp nvpp
nvpp_1 nvpp_1 nvbn m_and4 t=tr1
xnand16_14_1 nny14 n14_1 n14_2 n14_3 n14_4 n14_5 n14_6 n14_7 n14_8 n14_9 n14_10
n14_11 n14_12 n14_13 n14_14 n14_15 n14_16
nvpp_1 nvpp_1 nvbn m_nand16 t=tr1
xnot_14_1
ny2 nny14
nvpp_1 nvpp_1 nvbn m_not t=tr1

* and16-nand2-nor2
xnand16_15_1 n15_1 nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp
nvpp nvpp nvpp
nvpp_2 nvpp_2 nvbn m_nand16 t=tr1
xnand16_15_2 n15_2 nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp
nvpp nvpp nvpp
nvpp_2 nvpp_2 nvbn m_nand16 t=tr1
xnand16_15_3 n15_3 nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp
nvpp nvpp nvpp
nvpp_2 nvpp_2 nvbn m_nand16 t=tr1
xnand16_15_4 n15_4 nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp ni nvpp nvpp nvpp
nvpp nvpp nvpp
nvpp_2 nvpp_2 nvbn m_nand16 t=tr1
xnot_15_1
n15_5 n15_1
nvpp_2 nvpp_2 nvbn m_not t=tr1
xnot_15_2
n15_6 n15_2
nvpp_2 nvpp_2 nvbn m_not t=tr1
xnot_15_3
n15_7 n15_3
nvpp_2 nvpp_2 nvbn m_not t=tr1
xnot_15_4
n15_8 n15_4
nvpp_2 nvpp_2 nvbn m_not t=tr1
xnand_15_1 n15_9 n15_5 n15_6
nvpp_2 nvpp_2 nvbn m_nand t=tr1
xnand_15_2 n15_10 n15_7 n15_8
nvpp_2 nvpp_2 nvbn m_nand t=tr1
xnor_15_1
ny3 n15_9 n15_10
nvpp_2 nvpp_2 nvbn m_nor t=tr1

* nand16-nor2-and2
xnand16_16_1 n16_1 nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp
nvpp nvpp nvpp nvpp_3 nvpp_3 nvbn m_nand16 t=tr1
xnand16_16_2 n16_2 nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp
nvpp nvpp nvpp
nvpp_3 nvpp_3 nvbn m_nand16 t=tr1
xnand16_16_3 n16_3 nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp
nvpp nvpp nvpp
nvpp_3 nvpp_3 nvbn m_nand16 t=tr1
xnand16_16_4 n16_4 nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp nvpp ni nvpp nvpp nvpp
nvpp nvpp nvpp
nvpp_3 nvpp_3 nvbn m_nand16 t=tr1
xnor_16_1
n16_5 n16_1 n16_2
nvpp_3 nvpp_3 nvbn m_nor t=tr1
xnor_16_2
n16_6 n16_3 n16_4
nvpp_3 nvpp_3 nvbn m_nor t=tr1
xand_16_1
ny4 n16_5 n16_6
nvpp_3 nvpp_3 nvbn m_and t=tr1
*
** fan in = 8, gate level = 2
** nand8-nor8
*xnand8_2_1 n2_1 ni1 ni2 ni3 ni4 ni5 ni6 ni7 ni8
t=tr1
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nvpp_1 nvpp_1 nvbn m_nand8

*xnand8_2_2 n2_2 ni9 ni10 ni11 ni12 ni13 ni14 ni15 ni16 nvpp_1 nvpp_1 nvbn m_nand8
t=tr1
*xnand8_2_3 n2_3 ni17 ni18 ni19 ni20 ni21 ni22 ni23 ni24
nvpp_1 nvpp_1 nvbn
m_nand8 t=tr1
*xnand8_2_4 n2_4 ni25 ni26 ni27 ni28 ni29 ni30 ni31 ni32
nvpp_1 nvpp_1 nvbn
m_nand8 t=tr1
*xnand8_2_5 n2_5 ni33 ni34 ni35 ni36 ni37 ni38 ni39 ni40
nvpp_1 nvpp_1 nvbn
m_nand8 t=tr1
*xnand8_2_6 n2_6 ni41 ni42 ni43 ni44 ni45 ni46 ni47 ni48
nvpp_1 nvpp_1 nvbn
m_nand8 t=tr1
*xnand8_2_7 n2_7 ni49 ni50 ni51 ni52 ni53 ni54 ni55 ni56
nvpp_1 nvpp_1 nvbn
m_nand8 t=tr1
*xnand8_2_8 n2_8 ni57 ni58 ni59 ni60 ni61 ni62 ni63 ni64
nvpp_1 nvpp_1 nvbn
m_nand8 t=tr1
*xnor8_2_1 ny2 n2_1 n2_2 n2_3 n2_4 n2_5 n2_6 n2_7 n2_8
nvpp_1 nvpp_1 nvbn
m_nor8 t=tr1
*
*
** and8-and8
*xnand8_3_1 n3_1 ni1 ni2 ni3 ni4 ni5 ni6 ni7 ni8
nvpp_2 nvpp_2 nvbn m_nand8
t=tr1
*xnand8_3_2 n3_2 ni9 ni10 ni11 ni12 ni13 ni14 ni15 ni16 nvpp_2 nvpp_2 nvbn m_nand8
t=tr1
*xnand8_3_3 n3_3 ni17 ni18 ni19 ni20 ni21 ni22 ni23 ni24
nvpp_2 nvpp_2 nvbn
m_nand8 t=tr1
*xnand8_3_4 n3_4 ni25 ni26 ni27 ni28 ni29 ni30 ni31 ni32
nvpp_2 nvpp_2 nvbn
m_nand8 t=tr1
*xnand8_3_5 n3_5 ni33 ni34 ni35 ni36 ni37 ni38 ni39 ni40
nvpp_2 nvpp_2 nvbn
m_nand8 t=tr1
*xnand8_3_6 n3_6 ni41 ni42 ni43 ni44 ni45 ni46 ni47 ni48
nvpp_2 nvpp_2 nvbn
m_nand8 t=tr1
*xnand8_3_7 n3_7 ni49 ni50 ni51 ni52 ni53 ni54 ni55 ni56
nvpp_2 nvpp_2 nvbn
m_nand8 t=tr1
*xnand8_3_8 n3_8 ni57 ni58 ni59 ni60 ni61 ni62 ni63 ni64
nvpp_2 nvpp_2 nvbn
m_nand8 t=tr1
*
*xnot_3_1
n3_9 n3_1
nvpp_2 nvpp_2 nvbn m_not t=tr1
*xnot_3_2
n3_10 n3_2 nvpp_2 nvpp_2 nvbn m_not t=tr1
*xnot_3_3
n3_11 n3_3 nvpp_2 nvpp_2 nvbn m_not t=tr1
*xnot_3_4
n3_12 n3_4 nvpp_2 nvpp_2 nvbn m_not t=tr1
*xnot_3_5
n3_13 n3_5 nvpp_2 nvpp_2 nvbn m_not t=tr1
*xnot_3_6
n3_14 n3_6 nvpp_2 nvpp_2 nvbn m_not t=tr1
*xnot_3_7
n3_15 n3_7 nvpp_2 nvpp_2 nvbn m_not t=tr1
*xnot_3_8
n3_16 n3_8 nvpp_2 nvpp_2 nvbn m_not t=tr1
*
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*xnand8_3_9 nny3 n3_9 n3_10 n3_11 n3_12 n3_13 n3_14 n3_15 n3_16 nvpp_2 nvpp_2
nvbn m_nand8 t=tr1
*xnot_3_9
ny3 nny3
nvpp_2 nvpp_2 nvbn m_not t=tr1
*
*
** fan in = 4, gate level = 3
** nand4-nor2-nand4-nor2
*xnand4_4_1 n4_1 ni1 ni2 ni3 ni4
nvpp_3 nvpp_3 nvbn m_nand4 t=tr1
*xnand4_4_2 n4_2 ni5 ni6 ni7 ni8
nvpp_3 nvpp_3 nvbn m_nand4 t=tr1
*xnand4_4_3 n4_3 ni9 ni10 ni11 ni12
nvpp_3 nvpp_3 nvbn m_nand4 t=tr1
*xnand4_4_4 n4_4 ni13 ni14 ni15 ni16
nvpp_3 nvpp_3 nvbn m_nand4 t=tr1
*xnand4_4_5 n4_5 ni17 ni18 ni19 ni20
nvpp_3 nvpp_3 nvbn m_nand4 t=tr1
*xnand4_4_6 n4_6 ni21 ni22 ni23 ni24
nvpp_3 nvpp_3 nvbn m_nand4 t=tr1
*xnand4_4_7 n4_7 ni25 ni26 ni27 ni28
nvpp_3 nvpp_3 nvbn m_nand4 t=tr1
*xnand4_4_8 n4_8 ni29 ni30 ni31 ni32
nvpp_3 nvpp_3 nvbn m_nand4 t=tr1
*xnand4_4_9 n4_9 ni33 ni34 ni35 ni36
nvpp_3 nvpp_3 nvbn m_nand4 t=tr1
*xnand4_4_10 n4_10 ni37 ni38 ni39 ni40 nvpp_3 nvpp_3 nvbn m_nand4 t=tr1
*xnand4_4_11 n4_11 ni41 ni42 ni43 ni44 nvpp_3 nvpp_3 nvbn m_nand4 t=tr1
*xnand4_4_12 n4_12 ni45 ni46 ni47 ni48 nvpp_3 nvpp_3 nvbn m_nand4 t=tr1
*xnand4_4_13 n4_13 ni49 ni50 ni51 ni52 nvpp_3 nvpp_3 nvbn m_nand4 t=tr1
*xnand4_4_14 n4_14 ni53 ni54 ni55 ni56 nvpp_3 nvpp_3 nvbn m_nand4 t=tr1
*xnand4_4_15 n4_15 ni57 ni58 ni59 ni60 nvpp_3 nvpp_3 nvbn m_nand4 t=tr1
*xnand4_4_16 n4_16 ni61 ni62 ni63 ni64 nvpp_3 nvpp_3 nvbn m_nand4 t=tr1
*
*xnor_4_1
n4_17 n4_1 n4_2
nvpp_3 nvpp_3 nvbn m_nor t=tr1
*xnor_4_2
n4_18 n4_3 n4_4
nvpp_3 nvpp_3 nvbn m_nor t=tr1
*xnor_4_3
n4_19 n4_5 n4_6
nvpp_3 nvpp_3 nvbn m_nor t=tr1
*xnor_4_4
n4_20 n4_7 n4_8
nvpp_3 nvpp_3 nvbn m_nor t=tr1
*xnor_4_5
n4_21 n4_9 n4_10
nvpp_3 nvpp_3 nvbn m_nor t=tr1
*xnor_4_6
n4_22 n4_11 n4_12
nvpp_3 nvpp_3 nvbn m_nor t=tr1
*xnor_4_7
n4_23 n4_13 n4_14
nvpp_3 nvpp_3 nvbn m_nor t=tr1
*xnor_4_8
n4_24 n4_15 n4_16
nvpp_3 nvpp_3 nvbn m_nor t=tr1
*
*xnand4_4_17 n4_25 n4_17 n4_18 n4_19 n4_20
nvpp_3 nvpp_3 nvbn m_nand4 t=tr1
*xnand4_4_18 n4_26 n4_21 n4_22 n4_23 n4_24
nvpp_3 nvpp_3 nvbn m_nand4 t=tr1
*xnor_4_9
ny4 n4_25 n4_26
nvpp_3 nvpp_3 nvbn m_nor t=tr1
*
*
** and4-and4-and4
*xand4_5_1 n5_1 ni1 ni2 ni3 ni4
nvpp_1 nvpp_1 nvbn m_and4 tr=tr1
*xand4_5_2 n5_2 ni5 ni6 ni7 ni8
nvpp_1 nvpp_1 nvbn m_and4 tr=tr1
*xand4_5_3 n5_3 ni9 ni10 ni11 ni12
nvpp_1 nvpp_1 nvbn m_and4 tr=tr1
*xand4_5_4 n5_4 ni13 ni14 ni15 ni16
nvpp_1 nvpp_1 nvbn m_and4 tr=tr1
*xand4_5_5 n5_5 ni17 ni18 ni19 ni20
nvpp_1 nvpp_1 nvbn m_and4 tr=tr1
*xand4_5_6 n5_6 ni21 ni22 ni23 ni24
nvpp_1 nvpp_1 nvbn m_and4 tr=tr1
*xand4_5_7 n5_7 ni25 ni26 ni27 ni28
nvpp_1 nvpp_1 nvbn m_and4 tr=tr1
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*xand4_5_8 n5_8 ni29 ni30 ni31 ni32
nvpp_1 nvpp_1 nvbn m_and4 tr=tr1
*xand4_5_9 n5_9 ni33 ni34 ni35 ni36
nvpp_1 nvpp_1 nvbn m_and4 tr=tr1
*xand4_5_10 n5_10 ni37 ni38 ni39 ni40 nvpp_1 nvpp_1 nvbn m_and4 tr=tr1
*xand4_5_11 n5_11 ni41 ni42 ni43 ni44 nvpp_1 nvpp_1 nvbn m_and4 tr=tr1
*xand4_5_12 n5_12 ni45 ni46 ni47 ni48 nvpp_1 nvpp_1 nvbn m_and4 tr=tr1
*xand4_5_13 n5_13 ni49 ni50 ni51 ni52 nvpp_1 nvpp_1 nvbn m_and4 tr=tr1
*xand4_5_14 n5_14 ni53 ni54 ni55 ni56 nvpp_1 nvpp_1 nvbn m_and4 tr=tr1
*xand4_5_15 n5_15 ni57 ni58 ni59 ni60 nvpp_1 nvpp_1 nvbn m_and4 tr=tr1
*xand4_5_16 n5_16 ni61 ni62 ni63 ni64 nvpp_1 nvpp_1 nvbn m_and4 tr=tr1
*
*xand4_5_17 n5_17 n5_1 n5_2 n5_3 n5_4 nvpp_1 nvpp_1 nvbn m_and4 tr=tr1
*xand4_5_18 n5_18 n5_5 n5_6 n5_7 n5_8 nvpp_1 nvpp_1 nvbn m_and4 tr=tr1
*xand4_5_19 n5_19 n5_9 n5_10 n5_11 n5_12
nvpp_1 nvpp_1 nvbn m_and4 tr=tr1
*xand4_5_20 n5_20 n5_13 n5_14 n5_15 n5_16
nvpp_1 nvpp_1 nvbn m_and4 tr=tr1
*xand4_5_21 ny2 n5_17 n5_18 n5_19 n5_20
nvpp_1 nvpp_1 nvbn m_and4 tr=tr1
*
*
** nand4-nor4-and4
*xnand4_6_1 n6_1 ni1 ni2 ni3 ni4
nvpp_2 nvpp_2 nvbn m_nand4 t=tr1
*xnand4_6_2 n6_2 ni5 ni6 ni7 ni8
nvpp_2 nvpp_2 nvbn m_nand4 t=tr1
*xnand4_6_3 n6_3 ni9 ni10 ni11 ni12
nvpp_2 nvpp_2 nvbn m_nand4 t=tr1
*xnand4_6_4 n6_4 ni13 ni14 ni15 ni16
nvpp_2 nvpp_2 nvbn m_nand4 t=tr1
*xnand4_6_5 n6_5 ni17 ni18 ni19 ni20
nvpp_2 nvpp_2 nvbn m_nand4 t=tr1
*xnand4_6_6 n6_6 ni21 ni22 ni23 ni24
nvpp_2 nvpp_2 nvbn m_nand4 t=tr1
*xnand4_6_7 n6_7 ni25 ni26 ni27 ni28
nvpp_2 nvpp_2 nvbn m_nand4 t=tr1
*xnand4_6_8 n6_8 ni29 ni30 ni31 ni32
nvpp_2 nvpp_2 nvbn m_nand4 t=tr1
*xnand4_6_9 n6_9 ni33 ni34 ni35 ni36
nvpp_2 nvpp_2 nvbn m_nand4 t=tr1
*xnand4_6_10 n6_10 ni37 ni38 ni39 ni40 nvpp_2 nvpp_2 nvbn m_nand4 t=tr1
*xnand4_6_11 n6_11 ni41 ni42 ni43 ni44 nvpp_2 nvpp_2 nvbn m_nand4 t=tr1
*xnand4_6_12 n6_12 ni45 ni46 ni47 ni48 nvpp_2 nvpp_2 nvbn m_nand4 t=tr1
*xnand4_6_13 n6_13 ni49 ni50 ni51 ni52 nvpp_2 nvpp_2 nvbn m_nand4 t=tr1
*xnand4_6_14 n6_14 ni53 ni54 ni55 ni56 nvpp_2 nvpp_2 nvbn m_nand4 t=tr1
*xnand4_6_15 n6_15 ni57 ni58 ni59 ni60 nvpp_2 nvpp_2 nvbn m_nand4 t=tr1
*xnand4_6_16 n6_16 ni61 ni62 ni63 ni64 nvpp_2 nvpp_2 nvbn m_nand4 t=tr1
*
*xnor4_6_1 n6_17 n6_1 n6_2 n6_3 n6_4 nvpp_2 nvpp_2 nvbn m_nor4 t=tr1
*xnor4_6_2 n6_18 n6_5 n6_6 n6_7 n6_8 nvpp_2 nvpp_2 nvbn m_nor4 t=tr1
*xnor4_6_3 n6_19 n6_9 n6_10 n6_11 n6_12
nvpp_2 nvpp_2 nvbn m_nor4 t=tr1
*xnor4_6_4 n6_20 n6_13 n6_14 n6_15 n6_16
nvpp_2 nvpp_2 nvbn m_nor4 t=tr1
*xnand4_6_17 nny6 n6_17 n6_18 n6_19 n6_20
nvpp_2 nvpp_2 nvbn m_nand4 t=tr1
*xnot_6_1
ny3 nny6
nvpp_2
nvpp_2 nvbn m_not t=tr1
*
*
** fan in = 2, gate level = 6
** and2-and2-and2-and2-and2-and2
*xand2_7_1 n7_1 ni1 ni2
nvpp_3 nvpp_3 nvbn m_and tr=tr1
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*xand2_7_2
*xand2_7_3
*xand2_7_4
*xand2_7_5
*xand2_7_6
*xand2_7_7
*xand2_7_8
*xand2_7_9
*xand2_7_10
*xand2_7_11
*xand2_7_12
*xand2_7_13
*xand2_7_14
*xand2_7_15
*xand2_7_16
*xand2_7_17
*xand2_7_18
*xand2_7_19
*xand2_7_20
*xand2_7_21
*xand2_7_22
*xand2_7_23
*xand2_7_24
*xand2_7_25
*xand2_7_26
*xand2_7_27
*xand2_7_28
*xand2_7_29
*xand2_7_30
*xand2_7_31
*xand2_7_32
*
*xand2_7_33
*xand2_7_34
*xand2_7_35
*xand2_7_36
*xand2_7_37
*xand2_7_38
*xand2_7_39
*xand2_7_40
*xand2_7_41
*xand2_7_42
*xand2_7_43
*xand2_7_44
*xand2_7_45
*xand2_7_46

n7_2 ni3 ni4
n7_3 ni5 ni6
n7_4 ni7 ni8
n7_5 ni9 ni10
n7_6 ni11 ni2
n7_7 ni13 ni14
n7_8 ni15 ni16
n7_9 ni17 ni18
n7_10 ni19 ni20
n7_11 ni21 ni22
n7_12 ni23 ni24
n7_13 ni25 ni26
n7_14 ni27 ni28
n7_15 ni29 ni30
n7_16 ni31 ni32
n7_17 ni33 ni34
n7_18 ni35 ni36
n7_19 ni37 ni38
n7_20 ni39 ni40
n7_21 ni41 ni42
n7_22 ni43 ni44
n7_23 ni45 ni46
n7_24 ni47 ni48
n7_25 ni49 ni50
n7_26 ni51 ni52
n7_27 ni53 ni54
n7_28 ni55 ni56
n7_29 ni57 ni58
n7_30 ni59 ni60
n7_31 ni61 ni62
n7_32 ni63 ni64

nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1
nvpp_3 nvpp_3 nvbn m_and tr=tr1

n7_33 n7_1 n7_2 nvpp_3 nvpp_3 nvbn m_and tr=tr1
n7_34 n7_3 n7_4 nvpp_3 nvpp_3 nvbn m_and tr=tr1
n7_35 n7_5 n7_6
nvpp_3 nvpp_3 nvbn m_and tr=tr1
n7_36 n7_7 n7_8 nvpp_3 nvpp_3 nvbn m_and tr=tr1
n7_37 n7_9 n7_10 nvpp_3 nvpp_3 nvbn m_and tr=tr1
n7_38 n7_11 n7_12
nvpp_3 nvpp_3 nvbn m_and tr=tr1
n7_39 n7_13 n7_14 nvpp_3 nvpp_3 nvbn m_and tr=tr1
n7_40 n7_15 n7_16 nvpp_3 nvpp_3 nvbn m_and tr=tr1
n7_41 n7_17 n7_18 nvpp_3 nvpp_3 nvbn m_and tr=tr1
n7_42 n7_19 n7_20 nvpp_3 nvpp_3 nvbn m_and tr=tr1
n7_43 n7_21 n7_22 nvpp_3 nvpp_3 nvbn m_and tr=tr1
n7_44 n7_23 n7_24 nvpp_3 nvpp_3 nvbn m_and tr=tr1
n7_45 n7_25 n7_26 nvpp_3 nvpp_3 nvbn m_and tr=tr1
n7_46 n7_27 n7_28 nvpp_3 nvpp_3 nvbn m_and tr=tr1
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*xand2_7_47 n7_47 n7_29 n7_30 nvpp_3 nvpp_3 nvbn m_and tr=tr1
*xand2_7_48 n7_48 n7_31 n7_32 nvpp_3 nvpp_3 nvbn m_and tr=tr1
*
*xand2_7_49
n7_49 n7_33 n7_34 nvpp_3 nvpp_3 nvbn m_and tr=tr1
*xand2_7_50 n7_50 n7_35 n7_36 nvpp_3 nvpp_3 nvbn m_and tr=tr1
*xand2_7_51 n7_51 n7_37 n7_38 nvpp_3 nvpp_3 nvbn m_and tr=tr1
*xand2_7_52 n7_52 n7_39 n7_40 nvpp_3 nvpp_3 nvbn m_and tr=tr1
*xand2_7_53 n7_53 n7_41 n7_42 nvpp_3 nvpp_3 nvbn m_and tr=tr1
*xand2_7_54 n7_54 n7_43 n7_44 nvpp_3 nvpp_3 nvbn m_and tr=tr1
*xand2_7_55 n7_55 n7_45 n7_46 nvpp_3 nvpp_3 nvbn m_and tr=tr1
*xand2_7_56 n7_56 n7_47 n7_48 nvpp_3 nvpp_3 nvbn m_and tr=tr1
*
*xand2_7_57 n7_57 n7_49 n7_50 nvpp_3 nvpp_3 nvbn m_and tr=tr1
*xand2_7_58 n7_58 n7_51 n7_52 nvpp_3 nvpp_3 nvbn m_and tr=tr1
*xand2_7_59 n7_59 n7_53 n7_54 nvpp_3 nvpp_3 nvbn m_and tr=tr1
*xand2_7_60 n7_60 n7_55 n7_56 nvpp_3 nvpp_3 nvbn m_and tr=tr1
*xand2_7_61 n7_61 n7_57 n7_58 nvpp_3 nvpp_3 nvbn m_and tr=tr1
*xand2_7_62 n7_62 n7_59 n7_60 nvpp_3 nvpp_3 nvbn m_and tr=tr1
*xand2_7_63 ny4 n7_61 n7_62
nvpp_3 nvpp_3 nvbn m_and tr=tr1
*
*
** nand2-nor2-nand2-nor2-nand2-nor2
*xnand2_8_1 n8_1 nvpp ni
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_2 n8_2 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_3 n8_3 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_4 n8_4 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_5 n8_5 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_6 n8_6 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_7 n8_7 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_8 n8_8 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_9 n8_9 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_10 n8_10 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_11 n8_11 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_12 n8_12 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_13 n8_13 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_14 n8_14 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_15 n8_15 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_16 n8_16 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_17 n8_17 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_18 n8_18 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_19 n8_19 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_20 n8_20 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_21 n8_21 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_22 n8_22 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_23 n8_23 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_24 n8_24 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
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*xnand2_8_25 n8_25 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_26 n8_26 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_27 n8_27 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_28 n8_28 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_29 n8_29 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_30 n8_30 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_31 n8_31 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_32 n8_32 nvpp nvpp
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*
*xnor2_8_33
n8_33 n8_1 n8_2 nvpp_1 nvpp_1 nvbn m_nor tr=tr1
*xnor2_8_34
n8_34 n8_3 n8_4 nvpp_1 nvpp_1 nvbn m_nor tr=tr1
*xnor2_8_35
n8_35 n8_5 n8_6
nvpp_1 nvpp_1 nvbn m_nor tr=tr1
*xnor2_8_36
n8_36 n8_7 n8_8 nvpp_1 nvpp_1 nvbn m_nor tr=tr1
*xnor2_8_37
n8_37 n8_9 n8_10 nvpp_1 nvpp_1 nvbn m_nor tr=tr1
*xnor2_8_38
n8_38 n8_11 n8_12
nvpp_1 nvpp_1 nvbn m_nor tr=tr1
*xnor2_8_39
n8_39 n8_13 n8_14 nvpp_1 nvpp_1 nvbn m_nor tr=tr1
*xnor2_8_40
n8_40 n8_15 n8_16 nvpp_1 nvpp_1 nvbn m_nor tr=tr1
*xnor2_8_41
n8_41 n8_17 n8_18 nvpp_1 nvpp_1 nvbn m_nor tr=tr1
*xnor2_8_42 n8_42 n8_19 n8_20 nvpp_1 nvpp_1 nvbn m_nor tr=tr1
*xnor2_8_43 n8_43 n8_21 n8_22 nvpp_1 nvpp_1 nvbn m_nor tr=tr1
*xnor2_8_44 n8_44 n8_23 n8_24 nvpp_1 nvpp_1 nvbn m_nor tr=tr1
*xnor2_8_45 n8_45 n8_25 n8_26 nvpp_1 nvpp_1 nvbn m_nor tr=tr1
*xnor2_8_46 n8_46 n8_27 n8_28 nvpp_1 nvpp_1 nvbn m_nor tr=tr1
*xnor2_8_47 n8_47 n8_29 n8_30 nvpp_1 nvpp_1 nvbn m_nor tr=tr1
*xnor2_8_48 n8_48 n8_31 n8_32 nvpp_1 nvpp_1 nvbn m_nor tr=tr1
*
*xnand2_8_49 n8_49 n8_33 n8_34
nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_50 n8_50 n8_35 n8_36 nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_51 n8_51 n8_37 n8_38 nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_52 n8_52 n8_39 n8_40 nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_53 n8_53 n8_41 n8_42 nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_54 n8_54 n8_43 n8_44 nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_55 n8_55 n8_45 n8_46 nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_56 n8_56 n8_47 n8_48 nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*
*xnor2_8_57 n8_57 n8_49 n8_50 nvpp_1 nvpp_1 nvbn m_nor tr=tr1
*xnor2_8_58 n8_58 n8_51 n8_52 nvpp_1 nvpp_1 nvbn m_nor tr=tr1
*xnor2_8_59 n8_59 n8_53 n8_54 nvpp_1 nvpp_1 nvbn m_nor tr=tr1
*xnor2_8_60 n8_60 n8_55 n8_56 nvpp_1 nvpp_1 nvbn m_nor tr=tr1
*xnand2_8_61 n8_61 n8_57 n8_58 nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnand2_8_62 n8_62 n8_59 n8_60 nvpp_1 nvpp_1 nvbn m_nand tr=tr1
*xnor2_8_63 ny2 n8_61 n8_62
nvpp_1 nvpp_1 nvbn m_nor tr=tr1
*
*
*
** load
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xnot_l2
xnot_l3
xnot_l4
*xnot_l5
*xnot_l6
*xnot_l7
*xnot_l8
*xnot_l9
*xnot_l10
*xnot_l11
*xnot_l12
*xnot_l13
*xnot_l14
*xnot_l15
*xnot_l16

nl2 ny2
nl3 ny3
nl4 ny4
nl5 ny5
nl6 ny6
nl7 ny7
nl8 ny8
nl9 ny9
nl10 ny10
nl11 ny11
nl12 ny12
nl13 ny13
nl14 ny14
nl15 ny15
nl16 ny16

nvpp nvpp nvbn m_not t=0
nvpp nvpp nvbn m_not t=0
nvpp nvpp nvbn m_not t=0
nvpp_3 nvpp_3 nvbn m_not t=0
nvpp_3 nvpp_3 nvbn m_not t=0
nvpp_3 nvpp_3 nvbn m_not t=0
nvpp_3 nvpp_3 nvbn m_not t=0
nvpp_3 nvpp_3 nvbn m_not t=0
nvpp_3 nvpp_3 nvbn m_not t=0
nvpp_3 nvpp_3 nvbn m_not t=0
nvpp_3 nvpp_3 nvbn m_not t=0
nvpp_3 nvpp_3 nvbn m_not t=0
nvpp_3 nvpp_3 nvbn m_not t=0
nvpp_3 nvpp_3 nvbn m_not t=0
nvpp_3 nvpp_3 nvbn m_not t=0

* power supply
vdd nvdd 0 dc volt_p
vpp nvpp 0 dc volt_s
vn
nvbn 0 dc vbn
vp
nvbp 0 dc vbp
* vpp1 nvpp_1 0
* vpp2 nvpp_2 0
* vpp3 nvpp_3 0

dc volt_s
dc volt_s
dc volt_s

xctat_1 nvpp_1 nvdd nvdd nvbn m_ctat t=tr1 r=550 wr=2160n
xctat_2 nvpp_2 nvdd nvdd nvbn m_ctat t=tr1 r=550 wr=2160n
xctat_3 nvpp_3 nvdd nvdd nvbn m_ctat t=tr1 r=550 wr=2160n

* input
vin ni 0 pulse(volt_s 0 2n 1p 1p 2n 4n)

* analysis
* .tran 1p 10n
* .tran 1p 10n sweep monte=100
.tran 1p 10n uic sweep temp -20 120 10
* .option post=csdf
.option
+ post=1
*
+ method=gear
*
+ measdgt=6
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*
*
*
*
.end

+ dcstep=1
+ ingold=2
+ measout=1
+ seed=200000
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APPENDIX B
PYTHON CODE FOR LOGIC SYNTHESIS IMPLEMENTATIONS
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